Datasheet


  
SCHS228B − SEPTEMBER 1998 − REVISED MARCH 2004
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
D AC Types Feature 1.5-V to 5.5-V Operation
and Balanced Noise Immunity at 30% of the
Supply Voltage
D Speed of Bipolar F, AS, and S, With
Significantly Reduced Power Consumption
D Greater Noise Immunity Than Standard
Inverters
D Operates With Much Slower Than Standard
Input Rise and Fall Slew Rates
D Balanced Propagation Delays
D ±24-mA Output Drive Current
− Fanout to 15 F Devices
D SCR Latchup-Resistant CMOS Process and
Circuit Design
D Exceeds 2-kV ESD Protection Per
MIL-STD-883, Method 3015
description/ordering information
The CD74AC14 contains six independent inverters. This device performs the Boolean function Y = A.
Each circuit functions as an independent inverter, but because of the Schmitt action, the inverters have different
input threshold levels for positive-going (V
T+
) and negative-going (V
T−
) signals.
ORDERING INFORMATION
T
A
PACKAGE
†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP − E Tube CD74AC14E CD74AC14E
−55°C to 125°C
SOIC − M
Tube CD74AC14M
AC14M
−55 C to 125 C
SOIC − M
Tape and reel CD74AC14M96
AC14M
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
FUNCTION TABLE
(each inverter)
INPUT
A
OUTPUT
Y
H L
L H
logic diagram, each inverter (positive logic)
YA
Copyright  2004, Texas Instruments Incorporated
    !"   #!$% &"'
&!   #" #" (" "  ") !"
&& *+' &! #", &"  ""%+ %!&"
",  %% #""'
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1A
1Y
2A
2Y
3A
3Y
GND
V
CC
6A
6Y
5A
5Y
4A
4Y
E OR M PACKAGE
(TOP VIEW)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.