User manual

5.4.6 PLL Controller Divider 2 Register (PLLDIV2)
PLL Controller Register Map www.ti.com
The PLL controller divider 2 register (PLLDIV2) is shown in Figure 5-9 and described in Table 5-10 .
Divider 2 controls the divider for SYSCLK2. PLLDIV2 is not used on PLL2.
Note: On the DM646x DMSoC, all PLL1 SYSCLK n dividers are programmable but you should not
change the divider value to maintain the clock ratios between various modules of the device.
You should only use the power-up default divider values for all PLL1 SYSCLK n dividers for
normal device operation.
Figure 5-9. PLL Controller Divider 2 Register (PLLDIV2)
31 16
Reserved
R-0
15 14 4 3 0
D2EN Reserved RATIO
R/W-1 R-0 R/W-1
LEGEND: R/W = Read/Write; R = Read only; - n = value after reset
Table 5-10. PLL Controller Divider 2 Register (PLLDIV2) Field Descriptions
Bit Field Value Description
31-16 Reserved 0 Reserved
15 D2EN Divider enable for SYSCLK2.
0 Disable
1 Enable
14-4 Reserved 0 Reserved
3-0 RATIO 0-Fh Divider ratio. Divider Value = RATIO + 1. RATIO defaults to 1 (PLL1 divide by 2).
PLL Controller50 SPRUEP9A – May 2008
Submit Documentation Feedback