Datasheet

COP8SGE5, COP8SGE7, COP8SGH5
COP8SGK5, COP8SGR5, COP8SGR7
SNOS516E JANUARY 2000REVISED APRIL 2013
www.ti.com
IFGT A,Meml IF Greater Than Compare A and Meml, Do next if A > Meml
IFBNE # If B Not Equal Do next if lower 4 bits of B Imm
DRSZ Reg Decrement Reg., Skip if Zero RegReg 1, Skip if Reg = 0
SBIT #,Mem Set BIT 1 to bit, Mem (bit = 0 to 7 immediate)
RBIT #,Mem Reset BIT 0 to bit, Mem
IFBIT #,Mem IF BIT If bit #, A or Mem is true do next instruction
RPND Reset PeNDing Flag Reset Software Interrupt Pending Flag
X A,Mem EXchange A with Memory AMem
X A,[X] EXchange A with Memory [X] A[X]
LD A,Meml LoaD A with Memory AMeml
LD A,[X] LoaD A with Memory [X] A[X]
LD B,Imm LoaD B with Immed. BImm
LD Mem,Imm LoaD Memory Immed. MemImm
LD Reg,Imm LoaD Register Memory Immed. RegImm
X A, [B ±] EXchange A with Memory [B] A[B], (BB ±1)
X A, [X ±] EXchange A with Memory [X] A[X], (XX ±1)
LD A, [B±] LoaD A with Memory [B] A[B], (BB ±1)
LD A, [X±] LoaD A with Memory [X] A[X], (XX±1)
LD [B±],Imm LoaD Memory [B] Immed. [B]Imm, (B1)
CLR A CLeaR A A0
INC A INCrement A AA + 1
DEC A DECrement A AA 1
LAID Load A InDirect from ROM AROM (PU,A)
DCOR A Decimal CORrect A ABCD correction of A (follows ADC, SUBC)
RRC A Rotate A Right thru C CA7A0C
RLC A Rotate A Left thru C CA7A0C, HCA0
SWAP A SWAP nibbles of A A7…A4A3…A0
SC Set C C1, HC1
RC Reset C C0, HC0
IFC IF C IF C is true, do next instruction
IFNC IF Not C If C is not true, do next instruction
POP A POP the stack into A SPSP + 1, A[SP]
PUSH A PUSH A onto the stack [SP]A, SPSP 1
VIS Vector to Interrupt Service Routine PU[VU], PL[VL]
JMPL Addr. Jump absolute Long PCii (ii = 15 bits, 0 to 32k)
JMP Addr. Jump absolute PC9…0i (i = 12 bits)
JP Disp. Jump relative short PCPC + r (r is 31 to +32, except 1)
JSRL Addr. Jump SubRoutine Long [SP]PL, [SP1]PU,SP2, PCii
JSR Addr. Jump SubRoutine [SP]PL, [SP1]PU,SP2, PC9…0i
JID Jump InDirect PLROM (PU,A)
RET RETurn from subroutine SP + 2, PL[SP], PU[SP1]
RETSK RETurn and SKip SP + 2, PL[SP],PU[SP1],
skip next instruction
RETI RETurn from Interrupt SP + 2, PL [SP],PU[SP1],GIE1
INTR Generate an Interrupt [SP]PL, [SP1]PU, SP2, PC0FF
NOP No OPeration PCPC + 1
66 Submit Documentation Feedback Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: COP8SGE5 COP8SGE7 COP8SGH5 COP8SGK5 COP8SGR5 COP8SGR7