Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Flip-Flop Standard Three-state, Non-inverting DIP 24

CY74FCT821T

10-BIT BUS-INTERFACE REGISTER

WITH 3-STATE OUTPUTS

SCCS033B– MAY 1994 – REVISED NOVEMBER 2001

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Function, Pinout, and Drive Compatible

With FCT, F Logic, and AM29821

Reduced V

(Typically = 3.3 V) Version of

Equivalent FCT Functions

Edge-Rate Control Circuitry for

Significantly Improved Noise

Characteristics

off

Supports Partial-Power-Down Mode

Operation

Matched Rise and Fall Times

Fully Compatible With TTL Input and

Output Logic Levels

ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

64-mA Output Sink Current

32-mA Output Source Current

High-Speed Parallel Register With

Positive-Edge-Triggered D-Type Flip-Flops

3-State Outputs

description

This bus-interface register is designed to eliminate the extra packages required to buffer existing registers and

provide extra data width for wider address/data paths or buses carrying parity. The CY74FCT821T is a

10-bit-wide buffered version of the popular CY74FCT374 function. This device is ideal for use as an output port

requiring high I

This device is designed for high-capacitance load drive capability, while providing low-capacitance bus loading

at both inputs and outputs. Outputs are designed for low-capacitance bus loading in the high-impedance state.

This device is fully specified for partial-power-down applications using I

off

. The I

off

circuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

PIN DESCRIPTION

NAME I/O DESCRIPTION

D I D flip-flop data inputs

CP O Clock pulse for the register. Enters data into the register on the low-to-high clock transition.

Y O Register 3-state outputs

Output control. When OE is high, the Y outputs are in the high-impedance state.

When OE

is low, true register data is present at the Y outputs.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

GND

P, Q, OR SO PACKAGE

(TOP VIEW)

Summary of content (16 pages)

PAGE 1
CY74FCT821T 10-BIT BUS-INTERFACE REGISTER WITH 3-STATE OUTPUTS SCCS033B– MAY 1994 – REVISED NOVEMBER 2001 D D D D D D D D D D P, Q, OR SO PACKAGE (TOP VIEW) Function, Pinout, and Drive Compatible With FCT, F Logic, and AM29821 Reduced VOH (Typically = 3.
PAGE 2
CY74FCT821T 10-BIT BUS-INTERFACE REGISTER WITH 3-STATE OUTPUTS SCCS033B– MAY 1994 – REVISED NOVEMBER 2001 ORDERING INFORMATION QSOP – Q SOIC – SO DIP – P –40°C to 85°C SPEED (ns) PACKAGE† TA SOIC – SO QSOP – Q SOIC – SO ORDERABLE PART NUMBER Tape and reel 6 CY74FCT821CTQCT Tube 6 CY74FCT821CTSOC Tape and reel 6 CY74FCT821CTSOCT Tube 7.5 CY74FCT821BTPC Tube 7.5 CY74FCT821BTSOC Tape and reel 7.
PAGE 3
CY74FCT821T 10-BIT BUS-INTERFACE REGISTER WITH 3-STATE OUTPUTS SCCS033B– MAY 1994 – REVISED NOVEMBER 2001 absolute maximum rating over operating free-air temperature range (unless otherwise noted)† Supply voltage range to ground potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.5 V to 7 V DC input voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.
PAGE 4
CY74FCT821T 10-BIT BUS-INTERFACE REGISTER WITH 3-STATE OUTPUTS SCCS033B– MAY 1994 – REVISED NOVEMBER 2001 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VIK VCC = 4.75 V, VOH VCC = 4 4.75 75 V VOL Vhys VCC = 4.75 V, All inputs II IIH VCC = 5.25 V, VCC = 5.25 V, VIN = VCC VIN = 2.7 V IIL IOZH VCC = 5.25 V, VCC = 5.25 V, VIN = 0.5 V VOUT = 2.7 V IOZL IOS‡ VCC = 5.25 V, VCC = 5.25 V, VOUT = 0.
PAGE 5
CY74FCT821T 10-BIT BUS-INTERFACE REGISTER WITH 3-STATE OUTPUTS SCCS033B– MAY 1994 – REVISED NOVEMBER 2001 timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1) PARAMETER TEST LOAD CY74FCT821AT MIN MAX CY74FCT821BT MIN MAX CY74FCT821CT MIN MAX UNIT tw Pulse duration CP CL = 50 pF, RL = 500 Ω 7 6 6 ns tsu Setup time, before CP↑ Data CL = 50 pF, RL = 500 Ω 4 3 3 ns th Hold time, after CP↑ Data CL = 50 pF, RL = 500 Ω 2 1.
PAGE 6
CY74FCT821T 10-BIT BUS-INTERFACE REGISTER WITH 3-STATE OUTPUTS SCCS033B– MAY 1994 – REVISED NOVEMBER 2001 PARAMETER MEASUREMENT INFORMATION 7V From Output Under Test From Output Under Test Test Point CL = 50 pF (see Note A) Open TEST S1 tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open 7V Open GND CL = 50 pF (see Note A) 500 Ω S1 500 Ω 500 Ω LOAD CIRCUIT FOR 3-STATE OUTPUTS LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS 3V 1.5 V Timing Input 0V tw tsu 3V 1.5 V Input 1.5 V th 3V 1.5 V Data Input 1.
PAGE 7
PACKAGE OPTION ADDENDUM www.ti.
PAGE 8
PACKAGE OPTION ADDENDUM www.ti.
PAGE 9
PACKAGE OPTION ADDENDUM www.ti.com 21-Mar-2013 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties.
PAGE 10
PACKAGE MATERIALS INFORMATION www.ti.com 17-Aug-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device CY74FCT821ATQCT Package Package Pins Type Drawing SSOP SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant DBQ 24 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 CY74FCT821ATSOCT SOIC DW 24 2000 330.0 24.4 10.75 15.7 2.7 12.0 24.0 Q1 CY74FCT821CTQCT SSOP DBQ 24 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.
PAGE 11
PACKAGE MATERIALS INFORMATION www.ti.com 17-Aug-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) CY74FCT821ATQCT SSOP DBQ 24 2500 367.0 367.0 38.0 CY74FCT821ATSOCT SOIC DW 24 2000 367.0 367.0 45.0 CY74FCT821CTQCT SSOP DBQ 24 2500 367.0 367.0 38.0 CY74FCT821CTSOCT SOIC DW 24 2000 367.0 367.0 45.
PAGE 12
PAGE 13
PAGE 14
PAGE 15
PAGE 16
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.