Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsData collecting ICsData acquisition IC - DA converter (DAC) TQFP 48

DAC5652

www.ti.com

SLAS452C –MARCH 2005–REVISED DECEMBER 2010

DUAL, 10-BIT 275 MSPS DIGITAL-TO-ANALOG CONVERTER

Check for Samples: DAC5652

FEATURES

• Power-Down Mode: 9 mW

• 10-Bit Dual Transmit Digital-to-Analog • Package: 48-Pin Thin-Quad Flat Pack (TQFP)

Converter (DAC)

APPLICATIONS

• 275 MSPS Update Rate

• Cellular Base Transceiver Station Transmit

• Single Supply: 3.0 V to 3.6 V

Channel

• High Spurious-Free Dynamic Range (SFDR):

– CDMA: W-CDMA, CDMA2000, IS-95

80 dBc at 5 MHz

– TDMA: GSM, IS-136, EDGE/UWC-136

• High Third-Order Two-Tone Intermodulation

• Medical/Test Instrumentation

(IMD3): 78 dBc at 15.1 MHz and 16.1 MHz

• Arbitrary Waveform Generators (ARB)

• Independent or Single Resistor Gain Control

• Direct Digital Synthesis (DDS)

• Dual or Interleaved Data

• Cable Modem Termination System (CMTS)

• On-Chip 1.2-V Reference

• Low Power: 290 mW

DESCRIPTION

The DAC5652 is a monolithic, dual-channel, 10-bit, high-speed DAC with on-chip voltage reference.

Operating with update rates of up to 275 MSPS, the DAC5652 offers exceptional dynamic performance,

tight-gain, and offset matching characteristics that make it suitable in either I/Q baseband or direct IF

communication applications.

Each DAC has a high-impedance, differential-current output, suitable for single-ended or differential

analog-output configurations. External resistors allow scaling of the full-scale output current for each DAC

separately or together, typically between 2 mA and 20 mA. An accurate on-chip voltage reference is

temperature-compensated and delivers a stable 1.2-V reference voltage. Optionally, an external reference may

be used.

The DAC5652 has two, 10-bit, parallel input ports with separate clocks and data latches. For flexibility, the

DAC5652 also supports multiplexed data for each DAC on one port when operating in the interleaved mode.

The DAC5652 has been specifically designed for a differential transformer-coupled output with a 50-Ω

doubly-terminated load. For a 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output

power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm output power) are supported.

The DAC5652 is available in a 48-pin TQFP package. Pin compatibility between family members provides 10-bit

(DAC5652), 12-bit (DAC5662), and 14-bit (DAC5672) resolution. Furthermore, the DAC5652 is pin compatible to

the DAC2900 and AD9763 dual DACs. The device is characterized for operation over the industrial temperature

range of –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (27 pages)

PAGE 1
DAC5652 www.ti.com SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 DUAL, 10-BIT 275 MSPS DIGITAL-TO-ANALOG CONVERTER Check for Samples: DAC5652 FEATURES 1 • • • • • • • • • 10-Bit Dual Transmit Digital-to-Analog Converter (DAC) 275 MSPS Update Rate Single Supply: 3.0 V to 3.6 V High Spurious-Free Dynamic Range (SFDR): 80 dBc at 5 MHz High Third-Order Two-Tone Intermodulation (IMD3): 78 dBc at 15.1 MHz and 16.1 MHz Independent or Single Resistor Gain Control Dual or Interleaved Data On-Chip 1.
PAGE 2
DAC5652 SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 www.ti.com FUNCTIONAL BLOCK DIAGRAM WRTB WRTA CLKB CLKA DEMUX IOUTA1 Latch A 10−b DAC IOUTA2 DA[9:0] BIASJ_A IOUTB1 Latch B DB[9:0] 10−b DAC IOUTB2 MODE BIASJ_B GSET 1.
PAGE 3
DAC5652 www.ti.
PAGE 4
DAC5652 SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 www.ti.com ABSOLUTE MAXIMUM RATINGS over TA (unless otherwise noted) (1) UNIT Supply voltage range AVDD (2) –0.5 V to 4 V DVDD (3) –0.5 V to 4 V Voltage between AGND and DGND –0.5 V to 0.5 V Voltage between AVDD and DVDD Supply voltage range –0.5 V to 0.5 V DA[9:0] and DB[9:0] (3) –0.5 V to DVDD + 0.5 V MODE, SLEEP, CLKA, CLKB, WRTA, WRTB (3) –0.5 V to DVDD + 0.5 V IOUTA1, IOUTA2, IOUTB1, IOUTB2 (2) –1 V to AVDD + 0.
PAGE 5
DAC5652 www.ti.com SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 ELECTRICAL CHARACTERISTICS (continued) over TA, AVDD = DVDD = 3.
PAGE 6
DAC5652 SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 www.ti.com ELECTRICAL CHARACTERISTICS AC specifications over TA, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA, independent gain set mode, differential 1:1 impedance ratio transformer coupled output, 50-Ω doubly terminated load (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Analog Output fclk Maximum output update rate (1) ts Output settling time to 0.1% (DAC) tr tf 275 20 ns Output rise time 10% to 90% (OUT) 1.
PAGE 7
DAC5652 www.ti.com SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 ELECTRICAL CHARACTERISTICS Digital specifications over TA, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Digital Input VIH High-level input voltage 2 3.3 VIL Low-level input voltage 0 0.
PAGE 8
DAC5652 SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 www.ti.com TYPICAL CHARACTERISTICS INL − Integral Nonlinearity Error − LSB INTEGRAL NONLINEARITY vs INPUT CODE 0.5 0.4 0.3 0.2 0.1 0.0 −0.1 −0.2 −0.3 −0.4 −0.5 0 100 200 300 400 500 600 700 800 900 Input Code 1000 G001 Figure 1. DNL − Differential Nonlinearity Error − LSB DIFFERENTIAL NONLINEARITY vs INPUT CODE 0.25 0.20 0.15 0.10 0.05 0.00 −0.05 −0.10 −0.15 −0.20 −0.
PAGE 9
DAC5652 www.ti.
PAGE 10
DAC5652 SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 www.ti.com TYPICAL CHARACTERISTICS (continued) SINGLE-TONE SPECTRUM SINGLE-TONE SPECTRUM 0 0 fdata = 165 MSPS fOUT = 30.1 MHz Dual Bus Mode fdata = 78 MSPS fOUT = 15 MHz Dual Bus Mode −20 Power − dBm Power − dBm −20 −40 −60 −40 −60 −80 −80 −100 0.0 7.8 15.6 23.4 31.2 −100 0.0 39.0 16.5 33.0 49.5 66.0 82.5 f − Frequency − MHz f − Frequency − MHz G008 G007 Figure 7. Figure 8.
PAGE 11
DAC5652 www.ti.com SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 TYPICAL CHARACTERISTICS (continued) TWO-TONE SPECTRUM −10 TWO-TONE SPECTRUM fdata = 165 MSPS fdata = 78 MSPS fout1 = 20.1 MHz fout2 = 21.1 MHz Dual Bus Mode −10 fout1 = 30.1 MHz fout2 = 31.1 MHz Dual Bus Mode −30 Power − dBm Power − dBm −30 −50 −70 −90 −110 19.0 −50 −70 −90 19.5 20.0 20.5 21.0 21.5 −110 29.0 22.0 f − Frequency − MHz 29.5 30.0 30.5 31.0 31.5 32.0 f − Frequency − MHz G011 Figure 11.
PAGE 12
DAC5652 SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 www.ti.com Digital Inputs and Timing Digital Inputs The data input ports of the DAC5652 accept a standard positive coding with data bits DA9 and DB9 being the most significant bits (MSB). The converter outputs support a clock rate of up to 275 MSPS. The best performance is typically achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met.
PAGE 13
DAC5652 www.ti.com SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 Input Interfaces The DAC5652 features two operating modes selected by the MODE pin, as shown in Table 1. • For dual-bus input mode, the device essentially consists of two separate DACs. Each DAC has its own separate data input bus, clock input, and data write signal (data latch-in). • In single-bus interleaved mode, the data must be presented interleaved at the A-channel input bus. The B-channel input bus is not used in this mode.
PAGE 14
DAC5652 SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 www.ti.com Single-Bus Interleaved Data Interface and Timing In single-bus interleaved mode, the MODE pin is connected to DGND. Figure 16 shows the timing diagram. In interleaved mode, the A- and B-channels share the write input (WRTIQ) and update clock (CLKIQ and internal CLKDACIQ).
PAGE 15
DAC5652 www.ti.com SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 APPLICATION INFORMATION Theory of Operation The architecture of the DAC5652 uses a current steering technique to enable fast switching and high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20 mA.
PAGE 16
DAC5652 SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 www.ti.com The total differential output voltage is: V +V *V OUTDIFF OUT1 OUT2 (2 Code * 1023) V + I OUTDIFF OUTFS 1024 (7) R LOAD (8) Analog Outputs The DAC5652 provides two complementary current outputs, IOUT1 and IOUT2. The simplified circuit of the analog output stage representing the differential topology is shown in Figure 17.
PAGE 17
DAC5652 www.ti.com SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground converts the output current into a ground-referenced voltage signal. To improve on the dc linearity by maintaining a virtual ground, an I-to-V or op-amp configuration may be considered.
PAGE 18
DAC5652 SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 www.ti.com Single-Ended Configuration Figure 20 shows the single-ended output configuration, where the output current IOUT1 flows into an equivalent load resistance of 25 Ω. Node IOUT2 must be connected to AGND or terminated with a resistor of 25 Ω to AGND. The nominal resistor load of 25 Ω gives a differential output swing of 1 VPP when applying a 20-mA full-scale output current. IOUT1 RLOAD 50 Ω IOUT2 50 Ω 25 Ω AGND Figure 20.
PAGE 19
DAC5652 www.ti.com SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 Gain Setting Option The full-scale output current on the DAC5652 can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be low (that is, connected to AGND). In this mode, two external resistors are required — one RSET connected to the BIASJ_A pin (pin 44) and the other to the BIASJ_B pin (pin 41).
PAGE 20
DAC5652 SLAS452C – MARCH 2005 – REVISED DECEMBER 2010 www.ti.com REVISION HISTORY Changes from Revision B (March 2005) to Revision C • 20 Page Changed the non-printing µ symbols in the Digital Input section of the Electrical Characteristics table (Units column) to the correct µ symbols recognized by the PDF processor. ................................................................................................
PAGE 21
PACKAGE OPTION ADDENDUM www.ti.
PAGE 22
PACKAGE OPTION ADDENDUM www.ti.
PAGE 23
PACKAGE MATERIALS INFORMATION www.ti.com 16-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device DAC5652IPFBR Package Package Pins Type Drawing TQFP PFB 48 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 1000 330.0 16.4 Pack Materials-Page 1 9.6 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 9.6 1.5 12.0 16.
PAGE 24
PACKAGE MATERIALS INFORMATION www.ti.com 16-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DAC5652IPFBR TQFP PFB 48 1000 367.0 367.0 38.
PAGE 25
MECHANICAL DATA MTQF019A – JANUARY 1995 – REVISED JANUARY 1998 PFB (S-PQFP-G48) PLASTIC QUAD FLATPACK 0,27 0,17 0,50 36 0,08 M 25 37 24 48 13 0,13 NOM 1 12 5,50 TYP 7,20 SQ 6,80 9,20 SQ 8,80 Gage Plane 0,25 0,05 MIN 0°– 7° 1,05 0,95 Seating Plane 0,75 0,45 0,08 1,20 MAX 4073176 / B 10/96 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C.
PAGE 26
PAGE 27
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.