Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsData collecting ICsData acquisition IC - DA converter (DAC) SOIC 28

DAC712

FEATURES DESCRIPTION

OUT

+10V

REFOUT

Reference

Circuit

16-BitD/AConverter

D/ALatch

GainAdjust

InputLatch

CLR

DB0 DB15

BipolarOffsetAdjust

DAC712

www.ti.com

................................................................................................................................................. SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009

16-BIT DIGITAL-TO-ANALOG CONVERTER

with 16-Bit Bus Interface

• HIGH-SPEED, 16-BIT PARALLEL

The DAC712 is a complete 16-bit resolution

DOUBLE-BUFFERED INTERFACE

digital-to-analog (D/A) converter with 16 bits of

monotonicity over temperature.

• VOLTAGE OUTPUT: ± 10V

• 13-, 14-, AND 15-BIT LINEARITY GRADES

The DAC712 has a precision +10V

temperature-compensated voltage reference, ± 10V

• 16-BIT MONOTONIC OVER TEMPERATURE

output amplifier, and 16-bit port bus interface.

(L GRADE)

The digital interface is fast, 60ns minimum write pulse

• POWER DISSIPATION: 600mW max

width, double-buffered, and has a CLEAR function

• GAIN AND OFFSET ADJUST:

that resets the analog output to bipolar zero.

Convenient for Auto-Cal D/A Converters

GAIN and OFFSET adjustment inputs are arranged

• 28-LEAD DIP AND SOIC PACKAGES

so that they can be easily trimmed by external D/A

converters as well as by potentiometers.

The DAC712 is available in two linearity error

performance grades: ± 4LSB and ± 2LSB, and three

differential linearity grades: ± 4LSB, ± 2LSB, and

± 1LSB. The DAC712 is specified at power-supply

voltages of ± 12V and ± 15V.

The DAC712 is packaged in a 28-pin, 0.3" wide

plastic DIP and in a 28-lead, wide-body plastic SOIC.

The DAC712P, U, PB, and UB are specified over the

– 40 ° C to +85 ° C temperature range and the

DAC712PK, UK, PL, and UL are specified over the

0 ° C to +70 ° C range.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2 All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (23 pages)

PAGE 1
DAC712 DA C7 12 DA C7 1 2 www.ti.com .................................................................................................................................................
PAGE 2
DAC712 SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ................................................................................................................................................. www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
PAGE 3
DAC712 www.ti.com ................................................................................................................................................. SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ELECTRICAL CHARACTERISTICS: DAC712P, U, PB, UB At TA = +25°C, +VCC = +12V and +15V, and –VCC = –12V and –15V, unless otherwise noted.
PAGE 4
DAC712 SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ................................................................................................................................................. www.ti.com ELECTRICAL CHARACTERISTICS: DAC712P, U, PB, UB (continued) At TA = +25°C, +VCC = +12V and +15V, and –VCC = –12V and –15V, unless otherwise noted. PARAMETER TEST CONDITIONS DAC712PB, UB (1) DAC712P, U MIN TYP MAX MIN TYP MAX UNIT ANALOG OUTPUT Output Voltage Range +VCC, –VCC = ±11.
PAGE 5
DAC712 www.ti.com ................................................................................................................................................. SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ELECTRICAL CHARACTERISTICS: DAC712PK, UK, PL, UL At TA = +25°C, +VCC = +12V and +15V, and –VCC = –12V and –15V, unless otherwise noted.
PAGE 6
DAC712 SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ................................................................................................................................................. www.ti.com ELECTRICAL CHARACTERISTICS: DAC712PK, UK, PL, UL (continued) At TA = +25°C, +VCC = +12V and +15V, and –VCC = –12V and –15V, unless otherwise noted. PARAMETER TEST CONDITIONS DAC712PL, UL (1) DAC712PK, UK MIN TYP MAX MIN TYP MAX UNIT ANALOG OUTPUT Output Voltage Range +VCC, –VCC = ±11.
PAGE 7
DAC712 www.ti.com .................................................................................................................................................
PAGE 8
DAC712 SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ................................................................................................................................................. www.ti.
PAGE 9
DAC712 www.ti.com ................................................................................................................................................. SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 TIMING CHARACTERISTICS tAW tAH A0, A1 tDW D0-D15 tDH WR tWP Figure 1. Timing Diagram TIMING REQUIREMENTS At TA = –40°C to +85°C, +VCC = +12V or +15V, and –VCC = –12V or –15V, unless otherwise noted.
PAGE 10
DAC712 SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ................................................................................................................................................. www.ti.com TYPICAL CHARACTERISTICS At TA = +25°C and VCC = ±15V, unless otherwise noted. LOGIC vs V LEVEL 1k 2.0 -VCC 100 I Digital Input (mA) [Change in FSR]/[Change in Supply Voltage] (ppm of FSR/ %) POWER-SUPPLY REJECTION vs POWER-SUPPLY RIPPLE FREQUENCY +VCC 10 WR, A0, A1 1.0 CLR 0 DATA -1.
PAGE 11
DAC712 www.ti.com ................................................................................................................................................. SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 DISCUSSION OF SPECIFICATIONS LINEARITY ERROR TOTAL HARMONIC DISTORTION + NOISE Linearity error is defined as the deviation of the analog output from a straight line drawn between the end points of the transfer characteristic.
PAGE 12
DAC712 SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ................................................................................................................................................. www.ti.com OPERATION The DAC712 is a monolithic integrated-circuit, 16-bit D/A converter complete with 16-bit D/A converter switches and ladder network, voltage reference, output amplifier, and microprocessor bus interface. All latches are level-triggered.
PAGE 13
DAC712 www.ti.com ................................................................................................................................................. SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 LOGIC INPUT COMPATIBILITY GAIN AND OFFSET ADJUSTMENTS The DAC712 digital inputs are TTL-compatible (1.4V switching level) with low-leakage, high-impedance inputs. Thus, the inputs are suitable for being driven by any type of 5V logic such as 5V CMOS logic.
PAGE 14
DAC712 SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ................................................................................................................................................. www.ti.com Gain Adjustment Apply the digital input that gives the maximum positive voltage output. Adjust the gain potentiometer or the gain adjust D/A converter for this positive full-scale voltage.
PAGE 15
DAC712 www.ti.com ................................................................................................................................................. SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 LOAD CONNECTIONS Because the reference point for VOUT and VREF OUT is the ACOM pin, it is important to connect the D/A converter load directly to the ACOM pin; see Figure 12. Lead and contact resistances are represented by R1 through R3.
PAGE 16
DAC712 SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ................................................................................................................................................. www.ti.com GAIN AND OFFSET ADJUST Nominal values of GAIN and OFFSET occur when the D/A converter outputs are at approximately half scale, +5V. Connections Using Potentiometers GAIN and OFFSET adjust pins provide for trim using external potentiometers. 15-turn potentiometers provide sufficient resolution.
PAGE 17
DAC712 www.ti.com ................................................................................................................................................. SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 Internal +10V Reference VREF OUT 5 10kW +10V 170W R1 340W 250W R2 500W 10kW Gain Adjust (1) Bipolar Offset Adjust 15kW -10V (2) 6 (1) 5kW 4 9.
PAGE 18
DAC712 SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ................................................................................................................................................. www.ti.com Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Original (September 200) to Revision A .................................................................................................
PAGE 19
PACKAGE OPTION ADDENDUM www.ti.
PAGE 20
PACKAGE OPTION ADDENDUM www.ti.
PAGE 21
PAGE 22
PAGE 23
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.