Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsData collecting ICsData acquisition IC - DA converter (DAC) VSSOP 8

 

  

FEATURES DESCRIPTION

APPLICATIONS

DAC8801

SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007

14-Bit, Serial Input Multiplying Digital-to-Analog Converter

• 14-Bit Monotonic

The DAC8801 multiplying digital-to-analog converter

is designed to operate from a single 2.7-V to 5.5-V

• ± 1 LSB INL

supply.

• ± 0.5 LSB DNL

The applied external reference input voltage V

REF

• Low Noise: 12 nV/ √ Hz

determines the full-scale output current. An internal

• Low Power: I

= 2 µ A

feedback resistor (R

) provides temperature

• +2.7 V to +5.5 V Analog Power Supply

tracking for the full-scale output when combined with

an external I-to-V precision amplifier.

• 2 mA Full-Scale Current ± 20%

with V

REF

= 10 V

A serial-data interface offers high-speed, three-wire

• 0.5 µs Settling Time

microcontroller compatible inputs using data-in (SDI),

clock (CLK), and chip select ( CS).

• 4-Quadrant Multiplying Reference-Input

• Reference Bandwidth: 10 MHz On power-up, the DAC register is filled with zeroes,

and the DAC output is at zero scale.

• ± 10 V Reference Input

The DAC8801 is packaged in space-saving 8-lead

• Reference Dynamics: -105 THD

SON and MSOP packages.

• 3-Wire 50-MHz Serial Interface

• Tiny 8-Lead 3 x 3 mm SON and 3 x 5 mm

MSOP Packages

• Industry-Standard Pin Configuration

• Automatic Test Equipment

• Instrumentation

• Digitally Controlled Calibration

• Industrial Control PLCs

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (22 pages)

PAGE 1
DAC8801 SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 14-Bit, Serial Input Multiplying Digital-to-Analog Converter FEATURES • • • • • • • • • • • • • • • 14-Bit Monotonic ±1 LSB INL ±0.5 LSB DNL Low Noise: 12 nV/√Hz Low Power: IDD = 2 µA +2.7 V to +5.5 V Analog Power Supply 2 mA Full-Scale Current ±20% with VREF = 10 V 0.
PAGE 2
DAC8801 www.ti.com SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure.
PAGE 3
DAC8801 www.ti.com SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 ELECTRICAL CHARACTERISTICS VDD = 2.7 V to 5.5 V; IOUT = Virtual GND, GND = 0 V; VREF = 10 V; TA = Full Operating Temperature; all specifications -40°C to 85°C unless otherwise noted.
PAGE 4
DAC8801 www.ti.com SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 ELECTRICAL CHARACTERISTICS (continued) VDD = 2.7 V to 5.5 V; IOUT = Virtual GND, GND = 0 V; VREF = 10 V; TA = Full Operating Temperature; all specifications -40°C to 85°C unless otherwise noted.
PAGE 5
DAC8801 www.ti.com SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 5 V At TA = 25°C, +VDD = 5 V, unless otherwise noted. LINEARITY ERROR vs DIGITAL INPUT CODE DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 1.0 TA = +25_ C 0.6 0.6 0.4 0.4 0.2 0 −0.2 0.2 0 −0.2 −0.4 −0.4 −0.6 −0.6 −0.8 −0.8 −1.0 −1.0 0 1.0 2048 4096 0 6144 8192 10240 12288 14336 16384 Digital Input Code 2048 4096 Figure 2.
PAGE 6
DAC8801 www.ti.com SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 5 V (continued) At TA = 25°C, +VDD = 5 V, unless otherwise noted. SUPPLY CURRENT vs LOGIC INPUT VOLTAGE REFERENCE BANDWIDTH 1.6 VDD = +5.0V 1.2 6 0 −6 − 12 − 18 − 24 − 30 − 36 − 42 − 48 − 54 − 60 − 66 − 72 − 78 − 84 − 90 − 96 − 102 − 108 − 114 1 0 0x3FFF 0x2000 0x1000 0x0800 0x0400 0x0200 0x0100 0x0080 0x0040 0x0020 0x0010 0x0008 0x0004 0x0002 0x0001 Attenuation (dB) Supply Current, IDD (mA) 1.4 1.
PAGE 7
DAC8801 www.ti.com SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 2.7 V At TA = 25°C, +VDD = 2.7 V, unless otherwise noted. LINEARITY ERROR vs DIGITAL INPUT CODE DIFFERENTIAL LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 TA = +25_ C 0.8 0.6 0.6 0.4 0.4 DNL (LSB) INL (LSB) 1.0 TA = +25_ C 0.8 0.2 0 −0.2 0.2 0 −0.2 −0.4 −0.4 −0.6 −0.6 −0.8 −0.8 −1.0 −1.0 0 2048 4096 6144 8192 10240 12288 14336 16384 0 2048 4096 Digital Input Code 1.0 Figure 12.
PAGE 8
DAC8801 www.ti.com SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 THEORY OF OPERATION The DAC8801 is a single channel current output, 16-bit digital-to-analog converter (DAC). The architecture, illustrated in Figure 17, is an R-2R ladder configuration with the three MSBs segmented. Each 2R leg of the ladder is either switched to GND or the IOUT terminal. The IOUT terminal of the DAC is held at a virtual GND potential by the use of an external I/V converter op amp.
PAGE 9
DAC8801 www.ti.com SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 SDI D13 D12 D11 D10 D9 D8 D7 D6 D1 D0 CLK t(DS) t(CH) t(CL) t(DH) t(CSS) t(CSH) CS Figure 19. DAC8801 Timing Diagram Table 1.
PAGE 10
DAC8801 www.ti.com SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 APPLICATION INFORMATION Stability Circuit For a current-to-voltage design as shown in Figure 20, the DAC8801 current output (IOUT) and the connection with the inverting node of the op amp should be as short as possible and according to correct PCB layout design. For each code change there is a step function. If the GBP of the op amp is limited and parasitic capacitance is excessive at the inverting node then gain peaking is possible.
PAGE 11
DAC8801 www.ti.com SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 APPLICATION INFORMATION (continued) Bipolar Output Circuit The DAC8801, as a 2-quadrant multiplying DAC, can be used to generate a unipolar output. The polarity of the full-scale output IOUT is the inverse of the input reference voltage at VREF. Some applications require full 4-quadrant multiplying capabilities or bipolar output swing.
PAGE 12
DAC8801 www.ti.com SLAS403B – NOVEMBER 2004 – REVISED FEBRUARY 2007 APPLICATION INFORMATION (continued) The value of R3 in the previous equation can be reduced to increase the output current drive of U3. U3 can drive ±20 mA in both directions with voltage compliance limited up to 15 V by the U3 voltage supply.
PAGE 13
PACKAGE OPTION ADDENDUM www.ti.
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.com (4) 18-Oct-2013 There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
PAGE 15
PACKAGE MATERIALS INFORMATION www.ti.com 6-Nov-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing DAC8801IDGKR VSSOP DGK 8 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 DAC8801IDGKT VSSOP DGK 8 250 180.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 DAC8801IDRBR SON DRB 8 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.
PAGE 16
PACKAGE MATERIALS INFORMATION www.ti.com 6-Nov-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DAC8801IDGKR VSSOP DGK 8 2500 367.0 367.0 35.0 DAC8801IDGKT VSSOP DGK 8 250 210.0 185.0 35.0 DAC8801IDRBR SON DRB 8 3000 338.1 338.1 20.6 DAC8801IDRBT SON DRB 8 250 210.0 185.0 35.
PAGE 17
PAGE 18
PAGE 19
PAGE 20
PAGE 21
PAGE 22
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.