Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsData collecting ICsData acquisition IC - DA converter (DAC) TSSOP 16

DAC8802

www.ti.com

FEATURES DESCRIPTION

APPLICATIONS

DAC

D10

D11

D12

D13

Decode

SDI

CLK

DGND MSB

R A

V A B

REF

R B

I A

OUT

A A

GND

A B

GND

I B

OUT

Input

DAC A

DACB

Power-On

Reset

DAC A

DACB

LDAC

DAC8802

SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007

Dual, Serial Input 14-Bit Multiplying Digital-to-Analog Converter

• Relative Accuracy: 1 LSB Max

The DAC8802 is a dual, 14-bit, current-output

digital-to-analog converter (DAC) designed to

• Differential Nonlinearity: 1 LSB Max

operate from a single 2.7 V to 5.5 V supply.

• 2-mA Full-Scale Current ± 20%,

with V

REF

= ± 10 V

The applied external reference input voltage V

REF

determines the full-scale output current. An internal

• 0.5 µ s Settling Time

feedback resistor (R

) provides temperature

• Midscale or Zero-Scale Reset

tracking for the full-scale output when combined with

• Separate 4Q Multiplying Reference Inputs

an external I-to-V precision amplifier.

• Reference Bandwidth: 10 MHz

A doubled-buffered, serial data interface offers

• Reference Dynamics: –105 dB THD

high-speed, 3-wire, SPI and microcontroller

compatible inputs using serial data in (SDI), clock

• SPI™-Compatible 3-Wire Interface:

(CLK), and a chip-select ( CS). A common

50 MHz

level-sensitive load DAC strobe ( LDAC) input allows

• Double Buffered Registers to Enable

simultaneous update of all DAC outputs from

Simultaneous Multichannel Update

previously loaded input registers. Additionally, an

internal power-on reset forces the output voltage to

• Internal Power-On Reset

zero at system turn-on. An MSB pin allows system

• Industry-Standard Pin Configuration

reset assertion ( RS) to force all registers to zero

code when MSB = 0, or to half-scale code when

MSB = 1.

• Automatic Test Equipment

The DAC8802 is available in an TSSOP-16 package.

• Instrumentation

• Digitally Controlled Calibration

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (21 pages)

PAGE 1
DA DAC8802 C8 802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 Dual, Serial Input 14-Bit Multiplying Digital-to-Analog Converter FEATURES DESCRIPTION • • • The DAC8802 is a dual, 14-bit, current-output digital-to-analog converter (DAC) designed to operate from a single 2.7 V to 5.5 V supply. • • • • • • • • • Relative Accuracy: 1 LSB Max Differential Nonlinearity: 1 LSB Max 2-mA Full-Scale Current ±20%, with VREF = ±10 V 0.
PAGE 2
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure.
PAGE 3
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 ELECTRICAL CHARACTERISTICS (1) VDD = 2.7 V to 5.5 V, IOUTX = Virtual GND, AGNDX = 0 V, VREFA, B = 10 V, TA = full operating temperature range, unless otherwise noted.
PAGE 4
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 ELECTRICAL CHARACTERISTICS (continued) VDD = 2.7 V to 5.5 V, IOUTX = Virtual GND, AGNDX = 0 V, VREFA, B = 10 V, TA = full operating temperature range, unless otherwise noted. PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNIT SUPPLY CHARACTERISTICS Power supply range VDD Positive supply current IDD Power dissipation 2.7 RANGE Logic inputs = 0 V, VDD = 4.5 V to 5.5 V 2 Logic inputs = 0 V, VDD = 2.7 V to 3.
PAGE 5
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 PIN CONFIGURATIONS DAC8802 (TOP VIEW) RFBA VREFA IOUTA AGNDA AGNDB IOUTB VREFB RFBB 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 CLK LDAC MSB VDD DGND CS RS SDI PIN DESCRIPTION PIN NAME DESCRIPTION 1 RFBA Establish voltage output for DAC A by connecting to external amplifier output. 2 VREFA DAC A Reference voltage input terminal. Establishes DAC A full-scale output voltage. Can be tied to VDD pin. 3 IOUTA DAC A Current output.
PAGE 6
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 5 V At TA = 25°C, +VDD = 5 V, unless otherwise noted. Channel A LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 1.0 TA = +25°C 0.8 0.6 0.6 0.4 0.4 0.2 0 -0.2 0 -0.2 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 0 1.0 2048 4096 6144 8192 10240 12288 14336 16383 Code 0 2048 6144 8192 10240 12288 14336 16383 Code Figure 3.
PAGE 7
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 5 V (continued) At TA = 25°C, +VDD = 5 V, unless otherwise noted. Channel B LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 1.0 TA = +25°C 0.8 0.6 0.6 0.4 0.4 0.2 0 -0.2 0 -0.2 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 0 1.0 2048 4096 6144 8192 10240 12288 14336 16383 Code 0 2048 4096 6144 8192 10240 12288 14336 16383 Code Figure 8. Figure 9.
PAGE 8
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 5 V (continued) At TA = 25°C, +VDD = 5 V, unless otherwise noted. SUPPLY CURRENT vs LOGIC INPUT VOLTAGE REFERENCE MULTIPLYING BANDWIDTH 180 VDD = +5.0V 140 120 Attenuation (dB) Supply Current, IDD (mA) 160 100 80 60 40 VDD = +2.7V 20 0 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.
PAGE 9
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 2.7 V At TA = 25°C, +VDD = 2.7 V, unless otherwise noted. Channel A LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 1.0 TA = +25°C 0.8 0.6 0.6 0.4 0.4 0.2 0 -0.2 0 -0.2 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 0 1.0 2048 4096 6144 8192 10240 12288 14336 16383 Code 0 2048 4096 6144 8192 10240 12288 14336 16383 Code Figure 18. Figure 19.
PAGE 10
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 TYPICAL CHARACTERISTICS: VDD = 2.7 V (continued) At TA = 25°C, +VDD = 2.7 V, unless otherwise noted. Channel B LINEARITY ERROR vs DIGITAL INPUT CODE 1.0 1.0 TA = +25°C 0.8 0.6 0.6 0.4 0.4 0.2 0 -0.2 0 -0.2 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 0 1.0 2048 4096 6144 8192 10240 12288 14336 16383 Code 0 2048 6144 8192 10240 12288 14336 16383 Code Figure 25.
PAGE 11
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 THEORY OF OPERATION CIRCUIT OPERATION The DAC8802 contains two 14-bit, current-output, digital-to-analog converters (DACs). Each DAC has its own independent multiplying reference input. The DAC8802 uses a 3-wire, SPI-compatible serial data interface, with a configurable asynchronous RS pin for half-scale (MSB = 1) or zero-scale (MSB = 0) preset.
PAGE 12
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 Figure 15 shows the gain vs frequency performance at various attenuation settings using a 3 pF external feedback capacitor connected across the IOUTX and RFBX terminals. In order to maintain good analog performance, power supply bypassing of 0.01 µF, in parallel with 1 µF, is recommended. Under these conditions, a clean power supply with low ripple voltage capability should be used.
PAGE 13
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 SERIAL DATA INTERFACE The DAC8802 uses a 3-wire (CS, SDI, CLK) SPI-compatible serial data interface. Serial data of the DAC8802 is clocked into the serial input register in an 16-bit data-word format. MSB bits are loaded first. Table 1 defines the 16 data-word bits for the DAC8802.
PAGE 14
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 Figure 33 shows the equivalent logic interface for the key digital control pins for the DAC8802. To Input Register Address Decoder CS A B EN Shift Register CLK SDI Figure 33. DAC8802 Equivalent Logic Interface Two additional pins RS and MSB provide hardware control over the preset function and DAC register loading. If these functions are not needed, the RS pin can be tied to logic high.
PAGE 15
DAC8802 www.ti.com SBAS351B – AUGUST 2005 – REVISED FEBRUARY 2007 APPLICATION INFORMATION The DAC8802, a 2-quadrant multiplying DAC, can be used to generate a unipolar output. The polarity of the full-scale output IOUT is the inverse of the input reference voltage at VREF. Some applications require full 4-quadrant multiplying capabilities or bipolar output swing, as shown in Figure 35. An additional external op amp (A2) is added as a summing amp.
PAGE 16
PACKAGE OPTION ADDENDUM www.ti.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device DAC8802IPWR Package Package Pins Type Drawing TSSOP PW 16 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2000 330.0 12.4 Pack Materials-Page 1 6.9 B0 (mm) K0 (mm) P1 (mm) 5.6 1.6 8.0 W Pin1 (mm) Quadrant 12.
PAGE 18
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DAC8802IPWR TSSOP PW 16 2000 367.0 367.0 35.
PAGE 19
PAGE 20
PAGE 21
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.