DDR2 Memory Controller User's Guide

www.ti.com
CK
CK
CKE
CS
WE
RAS
CAS
LDM
UDM
LDQS
UDQS
BA[2:0]
A[12:0]
DQ[15:0]
VREF
DDR2
memory
x16−bit
LDQS
UDQS
DDR_CLK
DDR_CLK
DDR_CKE
DDR_CS
DDR_WE
DDR_RAS
DDR_DQM0
DDR_CAS
DDR_DQM1
DDR_DQS0
DDR_DQS0
DDR_DQS1
DDR_DQS1
DDR_BA[2:0]
DDR_A[13:0]
DDR_D[15:0]
DDR_DQM2
DDR_DQM3
DDR_DQS2
DDR_DQS3
DDR_D[31:16]
DDR_DQGATE0
(A)
DDR2
memory
controller
ODT
DDR_DQS2
DDR_DQS3
memory
x16−bit
LDQS
A[12:0]
VREF
ODT
DQ[15:0]
UDQS
BA[2:0]
UDQS
LDQS
LDM
UDM
RAS
CAS
WE
CS
CKE
CK
CK
DDR2
VREF
DDR_ODT0
DDR_ODT1
DDR_DQGATE1
(A)
DDR_DQGATE2
(A)
DDR_DQGATE3
(A)
Using the DDR2 Memory Controller
Figure 17. Connecting to Two 16-Bit DDR2 SDRAM Devices
A These pins are used as a timing reference during memory reads. For routing rules, see the device-specific data
manual.
30 DSP DDR2 Memory Controller SPRUEK5A – October 2007
Submit Documentation Feedback