DP83848M DP83848M PHYTER Mini - Commercial Temperature Single 10/100 Ethernet Transceiver Literature Number: SNLS227E
® DP83848M PHYTER Mini - Commercial Temperature Single 10/100 Ethernet Transceiver Features General Description The DP83848M PHYTER Mini addresses the quality, reli- • Low-power 3.3V, 0.18µm CMOS technology ability and small form factor required for space sensitive • Auto-MDIX for 10/100 Mb/s applications in embedded systems. • Energy Detection Mode The device offers performance far exceeding the IEEE • 3.
DP83848M RX_CLK RXD[3:0] RX_DV RX_ER COL MDC MDIO TX_EN TX_CLK TXD[3:0] SERIAL MANAGEMENT CRS/CRS_DV MII/RMII MII/RMII INTERFACE TX_DATA RX_CLK TX_CLK RX_DATA MII Registers 10BASE-T & 100BASE-TX 10BASE-T & 100BASE-TX Auto-Negotiation State Machine Transmit Block Receive Block Clock Generation ADC DAC LED Driver Auto-MDIX TD± RD± REFERENCE CLOCK Figure 1. DP83848M Functional Block Diagram www.national.
1.0 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 1.1 Serial Management Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 1.2 MAC Data Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 1.3 Clock Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DP83848M 4.2.9 4B/5B Decoder . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 4.2.10 100BASE-TX Link Integrity Monitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 4.2.11 Bad SSD Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 4.3 10BASE-T TRANSCEIVER MODULE . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
10 Mb/s MII Receive Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10BASE-T Transmit Timing (Start of Packet) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10BASE-T Transmit Timing (End of Packet) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10BASE-T Receive Timing (Start of Packet) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10BASE-T Receive Timing (End of Packet) . . . . .
Figure 1. DP83848M Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Figure 2. PHYAD Strapping Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Figure 3. AN0 Strapping and LED Loading Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Figure 4. Typical MDC/MDIO Read Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Table 1. Auto-Negotiation Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Table 2. PHY Address Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Table 3. LED Mode Select . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Table 4. Supported packet sizes at +/-50ppm +/-100ppm for each clock . . . . . . . . .
DP83848M Pin Layout RX_CLK 31 RX_DV/MII_MODE 32 CRS/CRS_DV/LED_CFG 33 RX_ER/MDIX_EN 34 COL/PHYAD0 35 RXD_0/PHYAD1 36 RXD_1/PHYAD2 37 RXD_2/PHYAD3 38 RXD_3/PHYAD4 39 IOGND 40 IOVDD33 1 30 PFBIN2 TX_CLK 2 29 DGND TX_EN 3 28 X1 TXD_0 4 27 X2 TXD_1 5 TXD_2 6 TXD_3 7 24 MDIO RESERVED 8 23 RESET_N RESERVED 9 RESERVED 10 26 IOVDD33 DP83848M 25 MDC 22 LED_LINK/AN0 DAP 21 25MHz_OUT 20 RBIAS 19 PFBOUT 18 AVDD33 17 AGND 16 PFBIN1 15 TD + 14 TD - 13 AGND 12 RD + 11 RD
The DP83848M pins are classified into the following interface categories (each interface is described in the sections that follow): Note: Strapping pin option. Please see Section 1.61.6 for strap definitions. — — — — — — — — — Type: I Type: O Type: I/O Type: PD,PU Type: S All DP83848M signal pins are I/O cells regardless of the particular use. The definitions below define the functionality of the I/O cells for each pin.
DP83848M Signal Name RX_ER Type Pin # Description S, O, PU 34 MII RECEIVE ERROR: Asserted high synchronously to RX_CLK to indicate that an invalid symbol has been detected within a received packet in 100 Mb/s mode. RMII RECEIVE ERROR: Assert high synchronously to X1 whenever it detects a media error and RX_DV is asserted in 100 Mb/s mode. This pin is not required to be used by a MAC, in either MII or RMII mode, since the Phy is required to corrupt data on a receive error.
Type Pin # O 21 Description 25 MHz CLOCK OUTPUT: This pin provides a 25 MHz clock output to the system. This allows other devices to use the reference clock from the DP83848M without requiring additional clock sources. RMII Mode: This pin provides a 50 MHz clock output to the system. For RMII mode, it is not recommended that the system clock out be used as the reference clock to the MAC without first verifying the interface timing. See AN-1405 for more details. 1.
DP83848M Signal Name AN0 (LED_LINK) Type Pin # Description S, O, PU 22 This input pin controls the advertised operating mode of the DP83848M according to the following table. The value on this pin is set by connecting it to GND (0) or VCC (1) through 2.2 kΩ resistors. This pin should NEVER be connected directly to GND or VCC. The value set at this input is latched into the DP83848M at Hardware-Reset.
Signal Name TD-, TD+ Type Pin # Description I/O 14, 15 Differential common driver transmit output (PMD Output Pair). These differential outputs are automatically configured to either 10BASE-T or 100BASE-TX signaling. In Auto-MDIX mode of operation, this pair can be used as the Receive Input pair. These pins require 3.3V bias for operation. RD-, RD+ I/O 11, 12 Differential receive input (PMD Input Pair).
DP83848M 1.
This section includes information on the various configuration options available with the DP83848M. The configuration options described below include: — — — — — — 2.1.2 Auto-Negotiation Register Control When Auto-Negotiation is enabled, the DP83848M transmits the abilities programmed into the Auto-Negotiation Advertisement register (ANAR) at address 04h via FLP Bursts. Any combination of 10 Mb/s, 100 Mb/s, HalfDuplex, and Full Duplex modes may be selected.
DP83848M 2.1.3 Auto-Negotiation Parallel Detection 2.1.6 Auto-Negotiation Complete Time The DP83848M supports the Parallel Detection function as defined in the IEEE 802.3u specification. Parallel Detection requires both the 10 Mb/s and 100 Mb/s receivers to monitor the receive signal and report link status to the Auto-Negotiation function.
Since the PHYAD[0] pin has weak internal pull-up resistor and PHYAD[4:1] pins have weak internal pull-down resistors, the default setting for the PHY address is 00001 (01h). The 5 PHY address inputs pins are shared with the RXD[3:0] pins and COL pin as shown below. Refer to Figure 2 for an example of a PHYAD connection to external components. In this example, the PHYAD strapping results in address 00011 (03h). Table 2.
LED_LINK The DP83848M supports a configurable Light Emitting Diode (LED) pin for configuring the link. The PHY Control Register (PHYCR) for the LED can also be selected through address 19h, bit [5]. See Table 3 for LED Mode selection. Mode LED_CFG[0] (bit 5) or (pin33) 1 1 AN0 = 1 Table 3. LED Mode Select LED_LINK ON for Good Link 2 0 ON for Good Link BLINK for Activity The LED_LINK pin in Mode 1 indicates the link status of the port.
dom data by the BIST Linear Feedback Shift Register (LFSR) to determine the BIST pass/fail status. The DP83848M supports both half and full duplex operation at both 10 Mb/s and 100 Mb/s speeds. The pass/fail status of the BIST is stored in the BIST status bit in the PHYCR register. The status bit defaults to 0 (BIST fail) and will transition on a successful comparison. If an error (mis-compare) occurs, the status bit is latched and is cleared upon a subsequent write to the Start/Stop bit.
DP83848M 3.0 Functional Description 3.1.2 Collision Detect The DP83848M supports two modes of operation using the MII interface pins. The options are defined in the following sections and include: For Half Duplex, a 10BASE-T or 100BASE-TX collision is detected when the receive and transmit channels are active simultaneously. Collisions are reported by the COL signal on the MII. — MII Mode — RMII Mode The modes of operation can be selected by strap options or register control.
The elasticity buffer will force Frame Check Sequence errors for packets which overrun or underrun the FIFO. Underrun and Overrun conditions can be reported in the RMII and Bypass Register (RBR). The following table indicates how to program the elasticity buffer fifo (in 4-bit increments) based on expected max packet size and clock accuracy. It assumes both clocks (RMII Reference clock and far-end Transmitter clock) have the same accuracy.
DP83848M MDC MDIO Z Z (STA) Z MDIO Z (PHY) Z 0 1 1 0 0 1 1 0 0 0 0 0 0 0 Idle Start Opcode (Read) PHY Address (PHYAD = 0Ch) Register Address (00h = BMCR) Z 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 TA Register Data Z Idle Figure 4. Typical MDC/MDIO Read Operation MDC MDIO Z Z (STA) Z Idle 0 1 0 1 0 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Start Opcode (Write) PHY Address (PHYAD = 0Ch) Register Address (00h = BMCR) TA Figure 5. Typical MDC/MDIO Write Operation 3.3.
The block diagram in Figure 6. provides an overview of each functional block within the 100BASE-TX transmit section. This section describes the operations within each transceiver module, 100BASE-TX and 10BASE-T.
DP83848M Table 6.
The 100BASE-TX transmit TP-PMD function within the DP83848M is capable of sourcing only MLT-3 encoded data. Binary output from the PMD Output Pair is not possible in 100 Mb/s mode. The code-group encoder converts 4-bit (4B) nibble data generated by the MAC into 5-bit (5B) code-groups for transmission. This conversion is required to allow control data to be combined with packet data code-groups. Refer to Table 6 for 4B to 5B code-group mapping details. 4.
DP83848M RX_DV/CRS RX_CLK RXD[3:0] / RX_ER 4B/5B DECODER SERIAL TO PARALLEL CODE GROUP ALIGNMENT RX_DATA VALID SSD DETECT LINK INTEGRITY MONITOR DESCRAMBLER NRZI TO NRZ DECODER MLT-3 TO BINARY DECODER DIGITAL SIGNAL PROCESSOR ANALOG FRONT END RD +/− Figure 7. 100BASE-TX Receive Block Diagram www.national.
tive to ensure proper conditioning of the received signal independent of the cable length. When transmitting data at high speeds over copper twisted pair cable, frequency dependent attenuation becomes a concern. In high-speed twisted pair signalling, the frequency content of the transmitted signal can vary greatly during normal operation based primarily on the randomness of the scrambled data stream.
DP83848M 4.2.2.2 Base Line Wander Compensation Figure 9. 100BASE-TX BLW Event The DP83848M is completely ANSI TP-PMD compliant and includes Base Line Wander (BLW) compensation. The BLW compensation block can successfully recover the TP-PMD defined “killer” pattern. 4.2.4 MLT-3 to NRZI Decoder The DP83848M decodes the MLT-3 information from the Digital Adaptive Equalizer block to binary NRZI data.
Signal detect must be valid for 395us to allow the link monitor to enter the 'Link Up' state, and enable the transmit and receive functions. A serial descrambler is used to de-scramble the received NRZ data. The descrambler has to generate an identical data scrambling sequence (N) in order to recover the original unscrambled data (UD) from the scrambled data (SD) as represented in the equations: 4.2.
DP83848M 4.3.2 Smart Squelch within 150 ns. Finally the signal must again exceed the original squelch level within a 150 ns to ensure that the input waveform will not be rejected. This checking procedure results in the loss of typically three preamble bits at the beginning of each packet. The smart squelch is responsible for determining when valid data is present on the differential receive inputs.
DP83848M 4.3.6 Jabber Function The jabber function monitors the DP83848M's output and disables the transmitter if it attempts to transmit a packet of longer than legal size. A jabber timer monitors the transmitter and disables the transmission if the transmitter is active for approximately 85 ms. Once disabled by the Jabber function, the transmitter stays disabled for the entire time that the ENDEC module's internal transmit enable is asserted.
DP83848M 5.0 Design Guidelines 5.1 TPI Network Circuit Pulse H1102 Pulse H2019 Pulse J0011D21 Pulse J0011D21B Figure 11 shows the recommended circuit for a 10/100 Mb/s twisted pair interface. To the right is a partial list of recommended transformers. It is important that the user realize that variations with PCB and component characteristics requires that the application be tested to ensure that the circuit meets the requirements of the intended application.
capacitor values will vary with the crystal vendors; check with the vendor for the recommended loads. Typically, ESD precautions are predominantly in effect when handling the devices or board before being installed in a system. In those cases, strict handling procedures need be implemented during the manufacturing process to greatly reduce the occurrences of catastrophic ESD events. After the system is assembled, internal components are less sensitive from ESD events.
DP83848M Table 8. 50 MHz Oscillator Specification Parameter Min Frequency Typ Max 50 Units Condition MHz +50 ppm Operational Temperature +50 ppm 1 year aging Rise / Fall Time 6 nsec 20% - 80% Jitter 8001 psec Short term Jitter 8001 psec Long term Frequency Tolerance Frequency Stability Symmetry 40% 60% Duty Cycle 1. This limit is provided as a guideline for component selection and not guaranteed by production testing.
6.0 Reset Operation To ensure correct operation for the DP83848M, parallel caps with values of 10 µF (Tantalum) and 0.1 µF should be placed close to pin 19 (PFBOUT) of the device. The DP83848M includes an internal power-on reset (POR) function and does not need to be explicitly reset for normal operation after power up. If required during normal operation, the device can be reset by a hardware or software reset.
DP83848M 7.0 Register Block Table 10.
www.national.
www.national.
DP83848M 7.
DP83848M 7.1.1 Basic Mode Control Register (BMCR) Table 12. Basic Mode Control Register (BMCR), address 0x00 Bit Bit Name Default 15 Reset 0, RW/SC Description Reset: 1 = Initiate software Reset / Reset in Process. 0 = Normal operation. This bit, which is self-clearing, returns a value of one until the reset process is complete. The configuration is re-strapped. 14 Loopback 0, RW Loopback: 1 = Loopback enabled. 0 = Normal operation.
DP83848M Table 12. Basic Mode Control Register (BMCR), address 0x00 (Continued) Bit Bit Name Default 7 Collision Test 0, RW Description Collision Test: 1 = Collision test enabled. 0 = Normal operation. When set, this bit will cause the COL signal to be asserted in response to the assertion of TX_EN within 512-bit times. The COL signal will be de-asserted within 4-bit times in response to the de-assertion of TX_EN. 6:0 RESERVED 0, RO RESERVED: Write ignored, read as 0. 41 www.national.
DP83848M 7.1.2 Basic Mode Status Register (BMSR) Table 13. Basic Mode Status Register (BMSR), address 0x01 Bit Bit Name Default 15 100BASE-T4 0, RO/P Description 100BASE-T4 Capable: 0 = Device not able to perform 100BASE-T4 mode. 14 100BASE-TX 1, RO/P Full Duplex 13 100BASE-TX 1 = Device able to perform 100BASE-TX in full duplex mode. 1, RO/P Half Duplex 12 10BASE-T 10BASE-T 100BASE-TX Half Duplex Capable: 1 = Device able to perform 100BASE-TX in half duplex mode.
7.1.3 PHY Identifier Register #1 (PHYIDR1) Table 14. PHY Identifier Register #1 (PHYIDR1), address 0x02 Bit Bit Name 15:0 OUI_MSB Default Description <0010 0000 0000 OUI Most Significant Bits: Bits 3 to 18 of the OUI (080017h) are 0000>, RO/P stored in bits 15 to 0 of this register. The most significant two bits of the OUI are ignored (the IEEE standard refers to these as bits 1 and 2). 7.1.4 PHY Identifier Register #2 (PHYIDR2) Table 15.
DP83848M Table 16. Negotiation Advertisement Register (ANAR), address 0x04 (Continued) Bit Bit Name Default 11 ASM_DIR 0, RW Description Asymmetric PAUSE Support for Full Duplex Links: The ASM_DIR bit indicates that asymmetric PAUSE is supported. Encoding and resolution of PAUSE bits is defined in IEEE 802.3 Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause resolution status is reported in PHYCR[13:12].
This register contains the advertised abilities of the Link changes after the successful auto-negotiation if NextPartner as received during Auto-Negotiation. The content pages are supported. Table 17. Auto-Negotiation Link Partner Ability Register (ANLPAR) (BASE Page), address 0x05 Bit Bit Name Default 15 NP 0, RO Description Next Page Indication: 0 = Link Partner does not desire Next Page Transfer. 1 = Link Partner desires Next Page Transfer.
DP83848M 7.1.7 Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page) Table 18. Auto-Negotiation Link Partner Ability Register (ANLPAR) (Next Page), address 0x05 Bit Bit Name Default 15 NP 0, RO Description Next Page Indication: 1 = Link Partner desires Next Page Transfer. 0 = Link Partner does not desire Next Page Transfer. 14 ACK 0, RO Acknowledge: 1 = Link Partner acknowledges reception of the ability data word. 0 = Not acknowledged.
Bit Bit Name Default 0 LP_AN_ABLE 0, RO Description Link Partner Auto-Negotiation Able: 1 = indicates that the Link Partner supports Auto-Negotiation. 0 = indicates that the Link Partner does not support Auto-Negotiation. 7.1.9 Auto-Negotiation Next Page Transmit Register (ANNPTR) This register contains the next page information sent by this device to its Link Partner during Auto-Negotiation. Table 20.
DP83848M 7.2 Extended Registers 7.2.1 PHY Status Register (PHYSTS) This register provides a single location within the register set for quick access to commonly accessed information. Table 21. PHY Status Register (PHYSTS), address 0x10 Bit Bit Name Default Description 15 RESERVED 0, RO RESERVED: Write ignored, read as 0. 14 MDI-X mode 0, RO MDI-X mode as reported by the Auto-Negotiation logic: This bit will be affected by the settings of the MDIX_EN and FORCE_MDIX bits in the PHYCR register.
Bit Bit Name Default 5 Jabber Detect 0, RO Description Jabber Detect: This bit only has meaning in 10 Mb/s mode This bit is a duplicate of the Jabber Detect bit in the BMSR register, except that it is not cleared upon a read of the PHYSTS register. 1 = Jabber condition detected. 0 = No Jabber. 4 Auto-Neg Complete 0, RO Auto-Negotiation Complete: 1 = Auto-Negotiation complete. 0 = Auto-Negotiation not complete. 3 Loopback Status 0, RO Loopback: 1 = Loopback enabled. 0 = Normal operation.
DP83848M 7.2.2 False Carrier Sense Counter Register (FCSCR) This counter provides information required to implement the “False Carriers” attribute within the MAU managed object class of Clause 30 of the IEEE 802.3u specification. Table 22.
DP83848M 7.2.4 100 Mb/s PCS Configuration and Status Register (PCSR) Table 24. 100 Mb/s PCS Configuration and Status Register (PCSR), address 0x16 Bit Bit Name Default 15:13 RESERVED <00>, RO 12 RESERVED 0 Description RESERVED: Writes ignored, Read as 0. RESERVED: Must be zero. 11 RESERVED 0 10 TQ_EN 0, RW RESERVED: Must be zero. 100Mbs True Quiet Mode Enable: 1 = Transmit True Quiet Mode. 0 = Normal Transmit Mode.
DP83848M 7.2.5 RMII and Bypass Register (RBR) This register configures the RMII Mode of operation. When RMII mode is disabled, the RMII functionality is bypassed. Table 25. RMII and Bypass Register (RBR), addresses 0x17 Bit Bit Name Default 15:6 RESERVED 0, RO 5 RMII_MODE Strap, RW Description RESERVED: Writes ignored, Read as 0. Reduced MII Mode: 0 = Standard MII Mode 1 = Reduced MII Mode 4 RMII_REV1_0 0, RW Reduce MII Revision 1.0: 0 = (RMII revision 1.
This register provides the ability to directly control the LED output. It does not provide read access to the LED. Table 26. LED Direct Control Register (LEDCR), address 0x18 Bit Bit Name Default 15:6 RESERVED 0, RO 5 RESERVED 0 Description RESERVED: Writes ignored, read as 0. RESERVED: Must be zero. 4 DRV_LNKLED 0, RW 1 = Drive value of LNKLED bit onto LED_LINK output 0 = Normal operation 3 RESERVED 0 2 RESERVED 0 RESERVED: Must be zero. RESERVED: Must be zero.
DP83848M 7.2.7 PHY Control Register (PHYCR) Table 27. PHY Control Register (PHYCR), address 0x19 Bit Bit Name Default 15 MDIX_EN Strap, RW Description Auto-MDIX Enable: 1 = Enable Auto-neg Auto-MDIX capability. 0 = Disable Auto-neg Auto-MDIX capability. The Auto-MDIX algorithm requires that the Auto-Negotiation Enable bit in the BMCR register to be set. If Auto-Negotiation is not enabled, Auto-MDIX should be disabled as well. 14 FORCE_MDIX 0, RW Force MDIX: 1 = Force MDI pairs to cross.
DP83848M Table 27. PHY Control Register (PHYCR), address 0x19 (Continued) Bit Bit Name Default 5 LED_CNFG[0] Strap, RW Description LED Configuration LED_ CNFG[0] Mode Description 1 Mode 1 0 Mode2 In Mode 1, LEDs are configured as follows: LED_LINK = ON for Good Link, OFF for No Link In Mode 2, LEDs are configured as follows: LED_LINK = ON for good Link, BLINK for Activity 4:0 PHYADDR[4:0] Strap, RW PHY Address: PHY address for port. 55 www.national.
DP83848M 7.2.8 10Base-T Status/Control Register (10BTSCR) Table 28. 10Base-T Status/Control Register (10BTSCR), address 0x1A Bit Bit Name Default 15 RESERVED 0, RW Description RESERVED: Must be zero. 14:12 RESERVED 0, RW RESERVED: Must be zero. 11:9 SQUELCH 100, RW Squelch Configuration: Used to set the Squelch ‘ON’ threshold for the receiver. Default Squelch ON is 330mV peak.
DP83848M 7.2.9 CD Test and BIST Extensions Register (CDCTRL1) Table 29. CD Test and BIST Extensions Register (CDCTRL1), address 0x1B Bit Bit Name Default 15:8 BIST_ERROR_CO UNT 0, RO 7:6 RESERVED 0, RW 5 BIST_CONT_MOD E 0, RW CDPATTEN_10 0, RW Description BIST ERROR Counter: Counts number of errored data nibbles during Packet BIST. This value will reset when Packet BIST is restarted. The counter sticks when it reaches its max count. RESERVED: Must be zero.
DP83848M 7.2.10 Energy Detect Control (EDCR) Table 30. Energy Detect Control (EDCR), address 0x1D Bit Bit Name Default 15 ED_EN 0, RW Description Energy Detect Enable: Allow Energy Detect Mode. When Energy Detect is enabled and Auto-Negotiation is disabled via the BMCR register, Auto-MDIX should be disabled via the PHYCR register. 14 ED_AUTO_UP 1, RW Energy Detect Automatic Power Up: Automatically begin power up sequence when Energy Detect Data Threshold value (EDCR[3:0]) is reached.
DP83848M 8.0 Electrical Specifications Note: All parameters are guaranteed by test, statistical analysis or design. Absolute Maximum Ratings Supply Voltage (VCC) Recommended Operating Conditions Supply voltage (VCC) -0.5 V to 4.2 V 3.3 Volts +.3V DC Input Voltage (VIN) -0.5V to VCC + 0.5V Commercial - Ambient Temperature (TA) DC Output Voltage (VOUT) -0.5V to VCC + 0.5V Power Dissipation (PD) Storage Temperature (TSTG) -65oC to 150°C Max case temp 147.7 °C Max.
DP83848M Symbol Pin Types Parameter Conditions Min Typ Max Units CIN1 I CMOS Input Capacitance 5 pF COUT1 O CMOS Output Capacitance 5 pF SDTHon PMD Input Pair 100BASE-TX Signal detect turnon threshold SDTHoff PMD Input Pair 100BASE-TX Signal detect turnoff threshold VTH1 PMD Input Pair 10BASE-T Receive Threshold Idd100 Supply Idd10 Supply 1000 200 mV diff pk-pk 585 100BASE-TX (Full Duplex) IOUT = 0 mA 10BASE-T (Full Duplex) IOUT = 0 mA mV 81 mA 92 mA See Note1 S
DP83848M 8.2 AC Specs 8.2.1 Power Up Timing Vcc X1 clock T2.1.1 Hardware RESET_N 32 clocks MDC T2.1.2 Latch-In of Hardware Configuration Pins T2.1.3 input output Dual Function Pins Become Enabled As Outputs Parameter Description Notes Min Typ Max Units T2.1.1 Post Power Up Stabilization MDIO is pulled high for 32-bit serial mantime prior to MDC preamble for agement initialization register accesses X1 Clock must be stable for a min. of 167ms at power up. 167 ms T2.1.
DP83848M 8.2.2 Reset Timing Vcc X1 clock T2.2.1 T2.2.4 Hardware RESET_N 32 clocks MDC T2.2.2 Latch-In of Hardware Configuration Pins T2.2.3 input Dual Function Pins Become Enabled As Outputs Parameter Description output Notes Min Typ Max Units T2.2.1 Post RESET Stabilization time MDIO is pulled high for 32-bit serial manprior to MDC preamble for reg- agement initialization ister accesses 3 µs T2.2.
DP83848M 8.2.3 MII Serial Management Timing MDC T2.3.4 T2.3.1 MDIO (output) MDC T2.3.2 Valid Data MDIO (input) Parameter T2.3.3 Description Notes Min T2.3.1 MDC to MDIO (Output) Delay Time 0 T2.3.2 MDIO (Input) to MDC Setup Time 10 T2.3.3 MDIO (Input) to MDC Hold Time 10 T2.3.4 MDC Frequency Typ Max Units 30 ns ns ns 2.5 25 MHz 8.2.4 100 Mb/s MII Transmit Timing T2.4.1 T2.4.1 TX_CLK T2.4.2 TXD[3:0] TX_EN Parameter T2.4.3 Valid Data Min Typ T2.4.
DP83848M 8.2.5 100 Mb/s MII Receive Timing T2.5.1 T2.5.1 RX_CLK T2.5.2 RXD[3:0] RX_DV RX_ER Valid Data Parameter Description Notes Min Typ Max Units 20 24 ns 30 ns T2.5.1 RX_CLK High/Low Time 100 Mb/s Normal mode 16 T2.5.2 RX_CLK to RXD[3:0], RX_DV, RX_ER Delay 100 Mb/s Normal mode 10 Note: RX_CLK may be held low or high for a longer period of time during transition between reference and recovered clocks. Minimum high and low times will not be violated. 8.2.
DP83848M 8.2.7 100BASE-TX Transmit Packet Deassertion Timing TX_CLK TX_EN TXD T2.7.1 PMD Output Pair Parameter T2.7.1 DATA DATA (T/R) (T/R) Description TX_CLK to PMD Output Pair Deassertion Notes 100 Mb/s Normal mode IDLE IDLE Min Typ 6 Max Units bits Note: Deassertion is determined by measuring the time from the first rising edge of TX_CLK occurring after the deassertion of TX_EN to the first bit of the “T” code group as output from the PMD Output Pair. 1 bit time = 10 ns in 100 Mb/s mode.
DP83848M 8.2.8 100BASE-TX Transmit Timing (tR/F & Jitter) T2.8.1 +1 rise 90% 10% PMD Output Pair 10% +1 fall 90% T2.8.1 -1 fall -1 rise T2.8.1 T2.8.1 T2.8.2 PMD Output Pair eye pattern Parameter T2.8.1 T2.8.2 T2.8.2 Description Notes Min Typ Max Units 3 4 5 ns 100 Mb/s tR and tF Mismatch 500 ps 100 Mb/s PMD Output Pair Transmit Jitter 1.
DP83848M 8.2.9 100BASE-TX Receive Packet Latency Timing PMD Input Pair IDLE Data (J/K) T2.9.1 CRS T2.9.2 RXD[3:0] RX_DV RX_ER Parameter Description Notes Min Typ Max Units T2.9.1 Carrier Sense ON Delay 100 Mb/s Normal mode 20 bits T2.9.2 Receive Data Latency 100 Mb/s Normal mode 24 bits Note: Carrier Sense On Delay is determined by measuring the time from the first bit of the “J” code group to the assertion of Carrier Sense.
DP83848M 8.2.11 10 Mb/s MII Transmit Timing T2.11.1 T2.11.1 TX_CLK T2.11.2 TXD[3:0] TX_EN Parameter T2.11.3 Valid Data Description Notes Min Typ Max Units 200 210 T2.11.1 TX_CLK High/Low Time 10 Mb/s MII mode 190 ns T2.11.2 TXD[3:0], TX_EN Data Setup to TX_CLK fall 10 Mb/s MII mode 25 ns T2.11.3 TXD[3:0], TX_EN Data Hold from TX_CLK rise 10 Mb/s MII mode 0 ns Note: An attached Mac should drive the transmit signals using the positive edge of TX_CLK.
DP83848M 8.2.13 10BASE-T Transmit Timing (Start of Packet) TX_CLK TX_EN TXD PMD Output Pair T2.13.1 Parameter T2.13.1 Description Notes Transmit Output Delay from the Min 10 Mb/s MII mode Typ Max 3.5 Units bits Falling Edge of TX_CLK Note: 1 bit time = 100 ns in 10Mb/s. 8.2.14 10BASE-T Transmit Timing (End of Packet) TX_CLK TX_EN 0 PMD Output Pair T2.14.1 0 T2.14.2 PMD Output Pair Parameter T2.14.
DP83848M 8.2.15 10BASE-T Receive Timing (Start of Packet) 1st SFD bit decoded 1 0 1 0 1 0 1 0 1 0 1 1 TPRD± T2.15.1 CRS RX_CLK T2.15.2 RX_DV T2.15.3 0000 RXD[3:0] Parameter Preamble Description SFD Notes T2.15.1 Carrier Sense Turn On Delay (PMD Input Pair to CRS) T2.15.2 RX_DV Latency T2.15.
DP83848M 8.2.17 10 Mb/s Heartbeat Timing TX_EN TX_CLK T2.17.1 T2.17.2 COL Parameter Description Notes Min Typ Max Units T2.17.1 CD Heartbeat Delay All 10 Mb/s modes 1200 ns T2.17.2 CD Heartbeat Duration All 10 Mb/s modes 1000 ns 8.2.18 10 Mb/s Jabber Timing TXE T2.18.1 T2.18.2 PMD Output Pair COL Parameter Description Notes Min Typ Max Units T2.18.1 Jabber Activation Time 85 ms T2.18.2 Jabber Deactivation Time 500 ms 71 www.national.
DP83848M 8.2.19 10BASE-T Normal Link Pulse Timing T2.19.2 T2.19.1 Normal Link Pulse(s) Parameter Description Notes Min Typ Max Units T2.19.1 Pulse Width 100 ns T2.19.2 Pulse Period 16 ms Note: These specifications represent transmit timings. 8.2.20 Auto-Negotiation Fast Link Pulse (FLP) Timing T2.20.2 T2.20.3 T2.20.1 T2.20.1 Fast Link Pulse(s) clock pulse data pulse clock pulse T2.20.5 T2.20.4 FLP Burst Parameter FLP Burst Description Notes Min Typ Max Units T2.20.
DP83848M 8.2.21 100BASE-TX Signal Detect Timing PMD Input Pair T2.21.1 T2.21.2 SD+ internal Parameter Description Notes Min Typ Max Units T2.21.1 SD Internal Turn-on Time 1 ms T2.21.2 SD Internal Turn-off Time 350 µs Max Units 240 ns Note: The signal amplitude on PMD Input Pair must be TP-PMD compliant. 8.2.22 100 Mb/s Internal Loopback Timing TX_CLK TX_EN TXD[3:0] CRS T2.22.1 RX_CLK RX_DV RXD[3:0] Parameter T2.22.
DP83848M 8.2.23 10 Mb/s Internal Loopback Timing TX_CLK TX_EN TXD[3:0] CRS T2.23.1 RX_CLK RX_DV RXD[3:0] Parameter T2.23.1 Description TX_EN to RX_DV Loopback Notes Min 10 Mb/s internal loopback mode Note: Measurement is made from the first rising edge of TX_CLK after assertion of TX_EN. www.national.
DP83848M 8.2.24 RMII Transmit Timing T2.24.1 X1 T2.24.2 TXD[1:0] TX_EN T2.24.3 Valid Data T2.24.4 PMD Output Pair Parameter Symbol Description Notes Min 50 MHz Reference Clock Typ T2.24.1 X1 Clock Period T2.24.2 TXD[1:0], TX_EN, Data Setup to X1 rising 4 ns T2.24.3 TXD[1:0], TX_EN, Data Hold from X1 rising 2 ns T2.24.4 X1 Clock to PMD Output Pair From X1 Rising edge to first bit of symbol Latency 75 20 Max Units 17 ns bits www.national.
DP83848M 8.2.25 RMII Receive Timing PMD Input Pair IDLE Data (J/K) Data (TR) T2.25.5 T2.25.4 X1 T2.25.1 T2.25.2 T2.25.2 T2.25.3 T2.25.2 RX_DV CRS_DV T2.25.2 RXD[1:0] RX_ER Parameter Description Notes Min 50 MHz Reference Clock Typ Max 20 Units T2.25.1 X1 Clock Period T2.25.2 RXD[1:0], CRS_DV, RX_DV, and RX_ER output delay from X1 rising T2.25.3 CRS ON delay From JK symbol on PMD Receive Pair to initial assertion of CRS_DV 18.5 bits T2.25.
DP83848M 8.2.26 Isolation Timing Clear bit 10 of BMCR (return to normal operation from Isolate mode) T2.26.1 H/W or S/W Reset (with PHYAD = 00000) T2.26.2 MODE ISOLATE Parameter Description Notes NORMAL Min Typ Max Units T2.26.1 From software clear of bit 10 in the BMCR register to the transition from Isolate to Normal Mode 100 µs T2.26.2 From Deassertion of S/W or H/W Reset to transition from Isolate to Normal mode 500 µs Max Units 8.2.27 25 MHz_OUT Timing X1 T2.27.1 T2.27.2 T2.27.
DP83848M 8.2.28 100 Mb/s X1 to TX_CLK Timing X1 T2.28.1 TX_CLK Parameter T2.28.1 Description Notes X1 to TX_CLK delay 100 Mb/s Normal mode Min 0 Typ Max Units 5 ns Note: X1 to TX_CLK timing is provided to support devices that use X1 instead of TX_CLK as the reference for transmit Mll data. www.national.
DP83848M Notes 79 www.national.
DP83848M PHYTER® Mini - Commercial Temperature Single 10/100 Ethernet Transceiver Physical Dimensions inches (millimeters) unless otherwise noted THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION (“NATIONAL”) PROCUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE.
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
