Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Audio amplifier 2-channel (stereo) Class AB TSSOP 14

SOC

DRV612

RIGHT

DAC

LEFT

Line Driver

Gain

Programmable

-1x to -10x

DRV612

www.ti.com

SLOS690B –DECEMBER 2010– REVISED APRIL 2011

2-Vrms DirectPath™ Line Driver With Programmable-Fixed Gain

Check for Samples: DRV612

FEATURES

DESCRIPTION

The DRV612 is a single-ended, 2-Vrms stereo line

• DirectPath™

driver designed to reduce component count, board

– Eliminates Pops/Clicks

space and cost. It is ideal for single-supply

– Eliminates Output DC-Blocking Capacitors

electronics where size and cost are critical design

parameters.

– 3-V to 3.6-V Supply Voltage

• Low Noise and THD

The DRV612 does not require a power supply greater

than 3.3 V to generate its 5.6-V

output, nor does it

– SNR > 105 dB at –1× Gain

require a split-rail power supply.

– Typical Vn < 12 μVms 20 Hz–20 kHz

Designed using TI’s patented DirectPath technology,

at –1× Gain

which integrates a charge pump to generate a

– THD+N < 0.003% at 10-kΩ Load

negative supply rail that provides a clean, pop-free

and –1× Gain

ground-biased output. The DRV612 is capable of

• 2-Vrms Output Voltage Into 600-Ω Load

driving 2 Vms into a 600-Ω load. DirectPath

technology also allows the removal of the costly

• Single-Ended Input and Output

output dc-blocking capacitors.

• Programmable Gain Select Reduces

Component Count

The device has fixed-gain single-ended inputs with a

gain-select pin. Using a single resistor on this pin, the

– 13× Gain Values

designer can choose from 13 internal programmable

• Active Mute With More Than 80 dB Attenuation

gain settings to match the line driver with the codec

• Short Circuit and Thermal Protection

output level. It also reduces the component count and

board space.

• ±8-kV HBM ESD-Protected Outputs

Line outputs have ±8 kV HBM ESD protection,

APPLICATIONS

enabling a simple ESD protection circuit. The

DRV612 has built-in active mute control with more

• PDP / LCD TV

that 80 dB attenuation for pop-free mute on/off

• DVD Players

control.

• Mini/Micro Combo Systems

The DRV612 is available in a 14-pin TSSOP and

• Soundcards

16-pin QFN. For a footprint-compatible stereo

headphone driver, see TPA6139A2 (SLOS700).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2DirectPath is a trademark of Texas Instruments.

UNLESS OTHERWISE NOTED this document contains

PRODUCTION DATA information current as of publication date.

Products conform to specifications per the terms of Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (24 pages)

PAGE 1
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com 2-Vrms DirectPath™ Line Driver With Programmable-Fixed Gain Check for Samples: DRV612 FEATURES DESCRIPTION • The DRV612 is a single-ended, 2-Vrms stereo line driver designed to reduce component count, board space and cost. It is ideal for single-supply electronics where size and cost are critical design parameters. 1 2 • • • • • • • DirectPath™ – Eliminates Pops/Clicks – Eliminates Output DC-Blocking Capacitors – 3-V to 3.
PAGE 2
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
PAGE 3
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com SYSTEM BLOCK DIAGRAM Current Limit Left GAIN Control De Pop Current Limit Right Charge Pump Thermal Limit Power Management ORDERING INFORMATION (1) TA –40°C to 85°C (1) PACKAGE DESCRIPTION DRV612PW 14-pin TSSOP DRV612RGT 16-pin QFN For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
PAGE 4
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com ABSOLUTE MAXIMUM RATINGS (1) over operating free-air temperature range (unless otherwise noted) VALUE MIN Temperature 4 VSS – 0.3 VDD + 0.3 MUTE to GND –0.3 VDD + 0.3 Maximum operating junction temperature range, TJ –40 150 Storage temperature –65 150 VI , Input voltage Electrostatic discharge (HBM) QSS 009-105 (JESD22-A114A) (1) MAX –0.
PAGE 5
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com ELECTRICAL CHARACTERISTICS VDD = 3.3V, RLD = 5 kΩ, TA = 25°C, Charge pump: CCP = 1 μF, unless otherwise noted. PARAMETER TEST CONDITIONS |VOS| Output offset voltage PSRR Power-supply rejection ratio VOH High-level output voltage VDD = 3.3 V VOL Low-level output voltage VDD = 3.3 V Vuvp_on VDD, undervoltage detection MIN VDD = 3.3 V, input ac-coupled 70 TYP MAX 0.5 1 80 UNIT mV dB 3.1 V –3.05 2.
PAGE 6
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com PROGRAMMABLE GAIN SETTINGS (1) (2) VDD = 3.3 V, Rload = 10 kΩ, TA = 25°C, Charge pump: CCP = 1 μF, 1× gain select, unless otherwise noted PARAMETER R_Tol Gain programming resistor tolerance ΔAV Gain matching TEST CONDITIONS 6 TYP MAX UNIT 2% Between left and right channels 0.25 dB 0.1 dB Gain steps Gain resistor 2% tolerance 249k or higher 82k5 51k1 34k8 27k4 20k5 15k4 11k5 9k09 7k50 6k19 5k11 4k22 A –2 –1 –1.5 –2.3 –2.
PAGE 7
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com TYPICAL CHARACTERISTICS, LINE DRIVER VDD = 3.3 V, TA = 25°C, RL = 2.5 kΩ, CPUMP = C(VSS) = 1 µF, Gain = -2V/V (unless otherwise noted) THD+N vs OUTPUT VOLTAGE 3.3 V, 10 kΩ, 1 kHz THD+N vs OUTPUT VOLTAGE 3.3 V, 600 Ω load, 1 kHz 10 THD+N - Total Harmonic Distortion + Noise - % THD+N - Total Harmonic Distortion + Noise - % 10 5 1 0.5 0.1 0.01 0.005 0.001 40m 100m 200m 500m 1 2 VO - Output Voltage - Vrms 4 5 1 0.5 0.1 0.01 0.
PAGE 8
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com TYPICAL CHARACTERISTICS, LINE DRIVER (continued) VDD = 3.3 V, TA = 25°C, RL = 2.5 kΩ, CPUMP = C(VSS) = 1 µF, Gain = -2V/V (unless otherwise noted) Gain vs Frequency For the Different Gain Settings Mute to Play +22 +20 +18 +16 Gain - dBr +14 +12 +10 +8 +6 +4 +2 -0 -2 20 50 100 200 500 1k 2k 5k 10k 20k 50k f - Frequency - Hz 200k Figure 5. Figure 6. Play to Mute Figure 7.
PAGE 9
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com APPLICATION INFORMATION LINE DRIVER AMPLIFIERS Single-supply line-driver amplifiers typically require dc-blocking capacitors. The top drawing in Figure 8 illustrates the conventional line-driver amplifier connection to the load and output signal. DC blocking capacitors are often large in value, and a mute circuit is needed during power up to minimize click and pop.
PAGE 10
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com COMPONENT SELECTION Charge Pump Flying Capacitor and VSS Capacitor The charge-pump flying capacitor serves to transfer charge during the generation of the negative supply voltage. The VSS capacitor must be at least equal to the charge pump capacitor in order to allow maximum charge transfer. Low-ESR capacitors are an ideal selection, and a value of 1 μF is typical.
PAGE 11
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com Input-Blocking Capacitors DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DRV612. These capacitors block the dc portion of the audio source and allow the DRV612 inputs to be properly biased to provide maximum performance. The input blocking capacitors also limit the dc gain to 1, limiting the dc-offset voltage at the output.
PAGE 12
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com CAPACITIVE LOAD The DRV612 has the ability to drive a high capacitive load up to 220 pF directly. Higher capacitive loads can be accepted by adding a series resistor of 47 Ω or larger for the line driver output. LAYOUT RECOMMENDATIONS A proposed layout for the DRV612 can be seen in the DRV612EVM User's Guide (SLOU248), and the Gerber files can be downloaded from http://focus.ti.com/docs/toolsw/folders/print/DRV612evm.html.
PAGE 13
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com FOOTPRINT COMPATIBLE WITH TPA6139A2 The DRV612 stereo line driver is pin compatible with the headphone amplifier TPA6139A2. Therefore, a single PCB layout can be used with stuffing options for different board configurations. 1 14 14 DRV612 TPA6139A2 1 APPLICATION CIRCUIT 1 C11 1 2.
PAGE 14
DRV612 SLOS690B – DECEMBER 2010 – REVISED APRIL 2011 www.ti.com REVISION HISTORY Changes from Original (December 2010) to Revision A Page • Added the QFN pinout drawing ............................................................................................................................................ 2 • Added the QFN device To the PIN FUNCTIONS table ........................................................................................................
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.
PAGE 16
PACKAGE OPTION ADDENDUM www.ti.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant DRV612PWR TSSOP PW 14 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 DRV612RGTR QFN RGT 16 3000 330.0 12.4 3.3 3.3 1.1 8.0 12.0 Q2 DRV612RGTT QFN RGT 16 250 180.0 12.4 3.3 3.3 1.1 8.0 12.
PAGE 18
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DRV612PWR TSSOP PW 14 2000 367.0 367.0 35.0 DRV612RGTR QFN RGT 16 3000 367.0 367.0 35.0 DRV612RGTT QFN RGT 16 250 210.0 185.0 35.
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
PAGE 24
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.