Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Video editing Video EQ WQFN 48 (7x7)

DS16EV5110A

www.ti.com

SNLS301C –JULY 2008–REVISED APRIL 2013

Video Equalizer (3D+C) for DVI, HDMI Source/Repeater/Sink Applications

Check for Samples: DS16EV5110A

FEATURES

DESCRIPTION

The DS16EV5110A is a multi-channel equalizer

• 8 Levels of Equalization Settable by 3 Pins or

optimized for video cable extension

Through the SMBus Interface

Source/Repeater/Sink Applications. It operates

• DC-Coupled Inputs and Outputs

between 250Mbps and 2.25Gbps with common

• Optimized for Operation From 250 Mbps to

applications at 1.65Gbps and 2.25Gbps (per data

channel). It contains three Transition-Minimized

2.25 Gbps in Support of UXGA, 480 I/P, 720 I/P,

Differential Signaling (TMDS) data channels and one

1080 I, and 1080 P With 8, 10, and 12-Bit Color

clock channel as specified for DVI and HDMI

Depth Resolutions

interfaces. It provides compensation for skin-effect

• Two DS16EV5110A Devices Support DVI/HDMI

and dielectric losses, a common phenomenon when

Dual Link

transmitting video on commercially available high

• DVI 1.0, and HDMI 1.3a Compatible TMDS

definition video cables.

Interface

The inputs conform to DVI and HDMI requirements

• Clock Channel Signal Detect (LOS)

and features programmable levels of input

equalization. The programmable levels of

• Enable for Power Savings Standby Mode

equalization provide optimal signal boost and reduces

• System Management Bus (SMBus) Provides

inter-symbol interference. Eight levels of boost are

Control of Boost, Output Amplitude, Enable,

selectable via a pin interface or by the optional

and Clock Channel Signal Detect Threshold

System Management Bus.

• Low Power Consumption: 475mW (Typical)

The clock channel is optimized for clock rates of up to

• 0.13 UI Total Jitter at 1.65 Gbps Including

225 MHz and features a signal detect circuit. To

Cable

maximize noise immunity, the DS16EV5110A

features a signal detector with programmable

• Single 3.3V Power Supply

thresholds. The threshold is adjustable through a

• Small 7mm x 7mm, 48-Pin Leadless WQFN

System Management Bus (SMBus) interface.

Package

The DS16EV5110A may be used in Source

• -40°C to +85°C Operating Temperature Range

Applications, Sink Applications, or as a Repeater.

• Extends TMDS Cable Reach Over:

The DS16EV5110A also provides support for system

1. > 40 Meters 24 AWG DVI Cable (1.65Gbps)

power management via output enable controls.

2. > 20 Meters 28 AWG DVI Cable (1.65Gbps)

Additional controls are provided via the SMBus

enabling customization and optimization for specific

3. > 20 Meters Cat5/Cat5e/Cat6 Cables

applications requirements. These controls include

(1.65Gbps)

programmable features such as output amplitude and

4. > 20 Meters 28 AWG HDMI Cables

boost controls as well as system level diagnostics.

(2.25Gbps)

The DS16EV5110A is a pin-for-pin replacement to

the DS16EV5110. It features an enhanced CML

APPLICATIONS

output that presents a high impedance when powered

• HDMI / DVI Cable Extenders

down.

• HDMI / DVI Switches

• Projectors

• High Definition Displays

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (24 pages)

PAGE 1
DS16EV5110A www.ti.com SNLS301C – JULY 2008 – REVISED APRIL 2013 Video Equalizer (3D+C) for DVI, HDMI Source/Repeater/Sink Applications Check for Samples: DS16EV5110A FEATURES DESCRIPTION • The DS16EV5110A is a multi-channel equalizer optimized for video cable extension Source/Repeater/Sink Applications. It operates between 250Mbps and 2.25Gbps with common applications at 1.65Gbps and 2.25Gbps (per data channel).
PAGE 2
DS16EV5110A SNLS301C – JULY 2008 – REVISED APRIL 2013 www.ti.
PAGE 3
DS16EV5110A www.ti.com SNLS301C – JULY 2008 – REVISED APRIL 2013 PIN DESCRIPTIONS (continued) Pin Name Pin Number I/O (1) , Type Description System Management Bus (SMBus) Interface Control Pins SDA 18 SDC 17 IO, LVCMOS SMBus Data Input / Output. Internally pulled High to 3.3V with High-Z pull up. I, LVCMOS SMBus Clock Input. Internally pulled High to 3.3V with High-Z pull up. CS 16 I, LVCMOS SMBus Chip select. When held High, the equalizer SMBus register is enabled.
PAGE 4
DS16EV5110A SNLS301C – JULY 2008 – REVISED APRIL 2013 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Absolute Maximum Ratings (1) (2) Supply Voltage (VDD) -0.5V to +4.0V LVCMOS Input Voltage -0.5V + 4.0V LVCMOS Output Voltage -0.5V to 4.0V CML Input/Output Voltage -0.5V to 4.
PAGE 5
DS16EV5110A www.ti.com SNLS301C – JULY 2008 – REVISED APRIL 2013 Electrical Characteristics (continued) Over recommended operating supply and temperature ranges unless other specified.
PAGE 6
DS16EV5110A SNLS301C – JULY 2008 – REVISED APRIL 2013 www.ti.com Electrical Characteristics — System Management Bus Interface (1) (2) Over recommended operating supply and temperature ranges unless other specified. Symbol Parameter Conditions Min Typ Max Units 0.
PAGE 7
DS16EV5110A www.ti.com SNLS301C – JULY 2008 – REVISED APRIL 2013 TIMING DIAGRAMS SMB_CS tSU:CS tLOW tH:CS tHIGH tR SCK tHD:STA tBUF tHD:DAT tF tSU:STA tSU:STO tSU:DAT SDA SP ST SP ST Figure 1.
PAGE 8
DS16EV5110A SNLS301C – JULY 2008 – REVISED APRIL 2013 www.ti.com SYSTEM MANAGEMENT BUS (SMBUS) AND CONFIGURATION REGISTERS The System Management Bus interface is compatible to SMBus 2.0 physical layer specification. The use of the Chip Select signal is required. Holding the CS pin High enables the SMBus port allowing access to the configuration registers. Holding the CS pin Low disables the device's SMBus allowing communication from the host to other slave devices on the bus.
PAGE 9
DS16EV5110A www.ti.com SNLS301C – JULY 2008 – REVISED APRIL 2013 9. The Device drives the 8-bit data value (register contents). 10. The Host drives a NACK bit “1”indicating end of the READ transfer. 11. The Host drives a STOP condition. 12. The Host de-selects the device by driving its SMBus CS signal Low. The READ transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur. Please see Table 1 for more information. Table 1.
PAGE 10
DS16EV5110A SNLS301C – JULY 2008 – REVISED APRIL 2013 www.ti.com DS16EV5110A DEVICE DESCRIPTION The DS16EV5110A video equalizer comprises three data channels, a clock channel, and a control interface including a Systeml Management Bus (SMBus) port. DATA CHANNELS The DS16EV5110A provides three data channels. Each data channel consists of an equalizer stage, a limiting amplifier, a DC offset correction block, and a TMDS driver as shown in Figure 3.
PAGE 11
DS16EV5110A www.ti.com SNLS301C – JULY 2008 – REVISED APRIL 2013 CLOCK CHANNEL The clock channel incorporates a limiting amplifier, a DC offset correction, and a TMDS driver as shown in Figure 4. CLOCK CHANNEL SIGNAL DETECT The DS16EV5110A features a signal detect circuit on the clock channel. The status of the clock signal can be determined by either reading the Signal Detect bit (SD) in the SMBus registers (see Table 1) or by the state of the SD pin.
PAGE 12
DS16EV5110A SNLS301C – JULY 2008 – REVISED APRIL 2013 www.ti.com Clock Channel C_IN+ C_IN- DC Offset Correction Limiting Amplifier Input Termination C_OUT+ C_OUT- EN EN EN Signal Detect Thresh. Signal Detect SMBus Register SMBus Register SMBus REG7[0] SMBus REG3[3] SD Figure 4. DS16EV5110A Clock Channel OUTPUT LEVEL CONTROL The output amplitude of the TMDS drivers for both the data channels and the clock channel can be controlled via the SMBus (see Table 1).
PAGE 13
DS16EV5110A www.ti.com SNLS301C – JULY 2008 – REVISED APRIL 2013 APPLICATION INFORMATION The DS16EV5110A is used to recondition DVI/HDMI video signals or differential signals with similar characteristics for signal loss and degradation due to transmission through a length of shielded or unshielded cable. The DS16EV5110A maybe used on the Source or Sink side of the application or as a Repeater (Sink and Source).
PAGE 14
DS16EV5110A SNLS301C – JULY 2008 – REVISED APRIL 2013 www.ti.com DVI 1.0 AND HDMI V1.2a APPLICATIONS A single DS16EV5110A can be used to implement cable extension solutions with various resolutions and screen refresh rates. The range of digital serial rates supported is between 250 Mbps and 1.65 Gbps. For applications requiring ultra-high resolution for DVI applications (e.g., QXGA and WQXGA), a “dual link” TMDS interface is required.
PAGE 15
DS16EV5110A www.ti.com SNLS301C – JULY 2008 – REVISED APRIL 2013 Table 6. Boost Control Setting for STP Cables Setting Data Rate 28 AWG DVI / HDMI 0x04 750 Mbps 0–25m 0x04 1.65 Gbps 0–20m 0x06 750 Mbps 25m to greater than 30m 0x06 1.65 Gbps 20m to greater than 25m 0x03 2.25 Gbps 0–15m 0x06 2.25 Gbps 15m to greater than 20m Figure 9 shows the cable extension and jitter reduction obtained with the use of the equalizer.
PAGE 16
DS16EV5110A SNLS301C – JULY 2008 – REVISED APRIL 2013 www.ti.com Figure 10 shows the cable extension and jitter reduction obtained with the use of the equalizer. Table 7 lists the various gain settings used versus cable length recommendations. 0.5 1.65 Gbps TOTAL JITTER (UI) 0.4 1.30 Gbps 0.75 Gbps 0.3 Unequalized 0.2 0.1 Equalized 0 0 5 10 15 20 25 30 35 40 CAT 5 CABLE LENGTH (m) Figure 10. Equalized vs.
PAGE 17
DS16EV5110A www.ti.com SNLS301C – JULY 2008 – REVISED APRIL 2013 OUT+ OUT- Figure 11. Equivalent CML Output Structure VDD 50: 50: IN+ IN- Figure 12.
PAGE 18
DS16EV5110A SNLS301C – JULY 2008 – REVISED APRIL 2013 www.ti.com Typical Performance Characteristics Figure 13. Un-Equalized vs. Equalized Signal after 25m of 28 AWG DVI Cable at 1.65 Gbps (0x06 Setting) 18 Figure 14. Output Signal after 20m of Cat5 Cable at 1.65 Gbps (0x06 Setting) Figure 15. Output Signal after 30m of 28 AWG DVI Cable at 750 Mbps (0x06 Setting) Figure 16. Output Signal after 0.3m of 28 AWG DVI Cable at 1.65 Gbps (0x04 Setting) Figure 17.
PAGE 19
DS16EV5110A www.ti.com SNLS301C – JULY 2008 – REVISED APRIL 2013 REVISION HISTORY Changes from Revision B (April 2013) to Revision C • Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 20
PACKAGE OPTION ADDENDUM www.ti.
PAGE 21
PACKAGE MATERIALS INFORMATION www.ti.com 24-Apr-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device DS16EV5110ASQ/NOPB Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant WQFN NJU 48 1000 330.0 16.4 7.3 7.3 1.3 12.0 16.0 Q1 DS16EV5110ASQE/NOP B WQFN NJU 48 250 178.0 16.4 7.3 7.3 1.3 12.0 16.0 Q1 DS16EV5110ASQX/NOP B WQFN NJU 48 2500 330.0 16.4 7.3 7.3 1.3 12.0 16.
PAGE 22
PACKAGE MATERIALS INFORMATION www.ti.com 24-Apr-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DS16EV5110ASQ/NOPB WQFN NJU 48 1000 367.0 367.0 38.0 DS16EV5110ASQE/NOPB WQFN NJU 48 250 213.0 191.0 55.0 DS16EV5110ASQX/NOPB WQFN NJU 48 2500 367.0 367.0 38.
PAGE 23
MECHANICAL DATA NJU0048D SQA48D (Rev A) www.ti.
PAGE 24
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.