Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - receivers LVDS 0/4 SOIC 16 N

DS90C032B

www.ti.com

SNLS052C –MARCH 1999–REVISED APRIL 2013

DS90C032B LVDS Quad CMOS Differential Line Receiver

Check for Samples: DS90C032B

FEATURES

DESCRIPTION

The DS90C032B is a quad CMOS differential line

• >155.5 Mbps (77.7 MHz) Switching Rates

receiver designed for applications requiring ultra low

• Accepts Small Swing (350 mV) Differential

power dissipation and high data rates. The device

Signal Levels

supports data rates in excess of 155.5 Mbps

• High Impedance LVDS Inputs with Power

(77.7 MHz) and uses Low Voltage Differential

Signaling (LVDS) technology.

Down

• Ultra Low Power Dissipation

The DS90C032B accepts low voltage (350 mV)

differential input signals and translates them to

• 600 ps Maximum Differential Skew (5V, 25°C)

CMOS (TTL compatible) output levels. The receiver

• 6.0 ns Maximum Propagation Delay

supports a TRI-STATE function that may be used to

• Industrial Operating Temperature Range

multiplex outputs. The receiver also supports OPEN

Failsafe and terminated (100Ω) input Failsafe with the

• Available in Surface Mount Packaging (SOIC)

addition of external failsafe biasing. Receiver output

• Pin Compatible with DS26C32A, MB570 (PECL)

will be HIGH for both Failsafe conditions.

and 41LF (PECL)

The DS90C032B provides power-off high impedance

• Supports OPEN and Terminated Input Failsafe

LVDS inputs. This feature assures minimal loading

• Conforms to ANSI/TIA/EIA-644 LVDS Standard

effect on the LVDS bus lines when V

is not

present.

The DS90C032B and companion line driver

(DS90C031B) provide a new alternative to high

power pseudo-ECL devices for high-speed point-to-

point interface applications.

Connection Diagram

Functional Diagram

Figure 1. Dual-In-Line Top View

See Package Number D (R-PDSO-G16)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (16 pages)

PAGE 1
DS90C032B www.ti.com SNLS052C – MARCH 1999 – REVISED APRIL 2013 DS90C032B LVDS Quad CMOS Differential Line Receiver Check for Samples: DS90C032B FEATURES DESCRIPTION • • The DS90C032B is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates. The device supports data rates in excess of 155.5 Mbps (77.7 MHz) and uses Low Voltage Differential Signaling (LVDS) technology. 1 2 • • • • • • • • • >155.5 Mbps (77.
PAGE 2
DS90C032B SNLS052C – MARCH 1999 – REVISED APRIL 2013 www.ti.com Table 1. Receiver Truth Table ENABLES EN EN* L H All other combinations of ENABLE inputs INPUTS OUTPUT RIN+ − RIN− ROUT X Z VID ≥ 0.1V H VID ≤ −0.1V L Failsafe OPEN or Terminated H These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Absolute Maximum Ratings (1) −0.
PAGE 3
DS90C032B www.ti.com SNLS052C – MARCH 1999 – REVISED APRIL 2013 Electrical Characteristics Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (1) (2) Symbol Parameter Conditions VTH Differential Input High Threshold VTL Differential Input Low Threshold IIN Input Current VOH Output High Voltage VOL Output Low Voltage RIN+, RIN− −100 Typ Max Units +100 mV mV −10 ±1 +10 μA −10 ±1 +10 μA IOH = −0.4 mA, VID = +200 mV 3.8 4.9 IOH = −0.
PAGE 4
DS90C032B SNLS052C – MARCH 1999 – REVISED APRIL 2013 www.ti.com Switching Characteristics VCC = +5.0V ± 10%, TA = −40°C to +85°C (1) (2) (3) Symbol Parameter Conditions Min Typ Max Units tPHLD Differential Propagation Delay High to Low 1.0 3.40 6.0 ns tPLHD Differential Propagation Delay Low to High 1.0 3.48 6.0 ns tSKD Differential Skew |tPHLD − tPLHD| 0 0.08 1.2 ns tSK1 Channel-to-Channel Skew (4) 0 0.6 1.
PAGE 5
DS90C032B www.ti.com SNLS052C – MARCH 1999 – REVISED APRIL 2013 Parameter Measurement Information (continued) CL includes load and test jig capacitance. S1 = VCC for tPZL and tPLZ measurements. S1 = GND for tPZH and tPHZ measurements. Figure 4. Receiver TRI-STATE Delay Test Circuit Figure 5. Receiver TRI-STATE Delay Waveforms Typical Application Figure 6.
PAGE 6
DS90C032B SNLS052C – MARCH 1999 – REVISED APRIL 2013 www.ti.com APPLICATIONS INFORMATION LVDS drivers and receivers are intended to be primarily used in an uncomplicated point-to-point configuration as is shown in Figure 6. This configuration provides a clean signaling environment for the quick edge rates of the drivers. The receiver is connected to the driver through a balanced media which may be a standard twisted pair cable, a parallel pair cable, or simply PCB traces.
PAGE 7
DS90C032B www.ti.com SNLS052C – MARCH 1999 – REVISED APRIL 2013 For additional Failsafe Biasing information, please refer to Application Note AN-1194 for more detail. The footprint of theDS90C032B is the same as the industry standard 26LS32 Quad Differential (RS-422) Receiver. For additional LVDS application information, please refer to TI's LVDS Owner's Manual available through TI's website http://www.ti.com/lvds Pin Descriptions Pin No.
PAGE 8
DS90C032B SNLS052C – MARCH 1999 – REVISED APRIL 2013 www.ti.com Typical Performance Characteristics 8 Output High Voltage vs Power Supply Voltage Output High Voltage vs Ambient Temperature Figure 7. Figure 8. Output Low Voltage vs Power Supply Voltage Output Low Voltage vs Ambient Temperature Figure 9. Figure 10. Output Short Circuit Current vs Power Supply Voltage Output Short Circuit Current vs Ambient Temperature Figure 11. Figure 12.
PAGE 9
DS90C032B www.ti.com SNLS052C – MARCH 1999 – REVISED APRIL 2013 Typical Performance Characteristics (continued) Differential Propagation Delay vs Power Supply Voltage Differential Propagation Delay vs Ambient Temperature Figure 13. Figure 14. Differential Skew vs Power Supply Voltage Differential Skew vs Ambient Temperature Figure 15. Figure 16. Transition Time vs Power Supply Voltage Transition Time vs Ambient Temperature Figure 17. Figure 18.
PAGE 10
DS90C032B SNLS052C – MARCH 1999 – REVISED APRIL 2013 www.ti.com REVISION HISTORY Changes from Revision B (April 2013) to Revision C • 10 Page Changed layout of National Data Sheet to TI format ............................................................................................................
PAGE 11
PACKAGE OPTION ADDENDUM www.ti.
PAGE 12
PACKAGE OPTION ADDENDUM www.ti.com 1-Nov-2013 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
PAGE 13
PACKAGE MATERIALS INFORMATION www.ti.com 24-Apr-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant DS90C032BTMX SOIC D 16 2500 330.0 16.4 6.5 10.3 2.3 8.0 16.0 Q1 DS90C032BTMX/NOPB SOIC D 16 2500 330.0 16.4 6.5 10.3 2.3 8.0 16.
PAGE 14
PACKAGE MATERIALS INFORMATION www.ti.com 24-Apr-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DS90C032BTMX SOIC D 16 2500 367.0 367.0 35.0 DS90C032BTMX/NOPB SOIC D 16 2500 367.0 367.0 35.
PAGE 15
PAGE 16
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.