Datasheet

DS90CF363B
www.ti.com SNLS180D –JULY 2004–REVISED APRIL 2013
+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link -65 MHz
Check for Samples: DS90CF363B
1
FEATURES
• 345 mV (typ) Swing LVDS Devices for Low EMI
• PLL Requires no External Components
2
• No Special Start-up Sequence Required
between Clock/Data and /PD Pins. Input Signal
• Compatible with TIA/EIA-644 LVDS Standard
(Clock and Data) can be Applied Either Before
• Low Profile 48-lead TSSOP Package
or After the Device is Powered.
• Improved Replacement for:
• Support Spread Spectrum Clocking up to
– SN75LVDS84, DS90CF363A
100KHz Frequency Modulation & Deviations of
±2.5% Center Spread or −5% Down Spread.
DESCRIPTION
• "Input Clock Detection" Feature will Pull all
The DS90CF363B transmitter converts 21 bits of
LVDS Pairs to Logic Low when Input Clock is
CMOS/TTL data into three LVDS (Low Voltage
Missing and when /PD Pin is Logic High.
Differential Signaling) data streams. A phase-locked
transmit clock is transmitted in parallel with the data
• 18 to 68 MHz Shift Clock Support
streams over a fourth LVDS link. Every cycle of the
• Best–in–Class Set & Hold Times on TxINPUTs
transmit clock 21 bits of input data are sampled and
• Tx Power Consumption < 130 mW (typ)
transmitted. At a transmit clock frequency of 65 MHz,
@65MHz Grayscale
18 bits of RGB data and 3 bits of LCD timing and
control data (FPLINE, FPFRAME, DRDY) are
• 40% Less Power Dissipation than BiCMOS
transmitted at a rate of 455 Mbps per LVDS data
Alternatives
channel. Using a 65 MHz clock, the data throughput
• Tx Power-Down Mode < 37μW (typ)
is 170 Mbytes/sec. The DS90CF363B is fixed as a
• Supports VGA, SVGA, XGA and Dual Pixel
Falling edge strobe transmitter and will interoperate
SXGA.
with a Falling edge strobe Receiver (DS90CF366)
without any translation logic.
• Narrow Bus Reduces Cable Size and Cost
• Up to 1.3 Gbps Throughput
This chipset is an ideal means to solve EMI and
cable size problems associated with wide, high speed
• Up to 170 Megabytes/sec Bandwidth
TTL interfaces.
Block Diagram
Figure 1. DS90CF363B
See Package Number DGG0048A
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright © 2004–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.