Datasheet

DS90CR285, DS90CR286
www.ti.com SNLS130C –MARCH 1999–REVISED MARCH 2013
DS90CR285/DS90CR286 +3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHz
Check for Samples: DS90CR285, DS90CR286
1
FEATURES
DESCRIPTION
The DS90CR285 transmitter converts 28 bits of
2
• Single +3.3V Supply
LVCMOS/LVTTL data into four LVDS (Low Voltage
• Chipset (Tx + Rx) Power Consumption <250
Differential Signaling) data streams. A phase-locked
mW (typ)
transmit clock is transmitted in parallel with the data
• Power-Down Mode (<0.5 mW total)
streams over a fifth LVDS link. Every cycle of the
transmit clock 28 bits of input data are sampled and
• Up to 231 Megabytes/sec Bandwidth
transmitted. The DS90CR286 receiver converts the
• Up to 1.848 Gbps Data Throughput
LVDS data streams back into 28 bits of
• Narrow Bus Reduces Cable Size
LVCMOS/LVTTL data. At a transmit clock frequency
of 66 MHz, 28 bits of TTL data are transmitted at a
• 290 mV Swing LVDS Devices for Low EMI
rate of 462 Mbps per LVDS data channel. Using a 66
• +1V Common Mode Range (Around +1.2V)
MHz clock, the data throughput is 1.848 Gbit/s (231
• PLL Requires no External Components
Mbytes/s).
• Both Devices are Offered in a Low Profile 56-
The multiplexing of the data lines provides a
Lead TSSOP Package
substantial cable reduction. Long distance parallel
• Rising Edge Data Strobe
single-ended buses typically require a ground wire
per active signal (and have very limited noise
• Compatible with TIA/EIA-644 LVDS Standard
rejection capability). Thus, for a 28-bit wide data and
• ESD Rating > 7 kV
one clock, up to 58 conductors are required. With the
• Operating Temperature: −40°C to +85°C
Channel Link chipset as few as 11 conductors (4 data
pairs, 1 clock pair and a minimum of one ground) are
needed. This provides a 80% reduction in required
cable width, which provides a system cost savings,
reduces connector physical size and cost, and
reduces shielding requirements due to the cables'
smaller form factor.
The 28 LVCMOS/LVTTL inputs can support a variety
of signal combinations. For example, seven 4-bit
nibbles or three 9-bit (byte + parity) and 1 control.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright © 1999–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.