Datasheet

DS90LV028AQ, DS90LV028AQ-Q1
www.ti.com
SNLS299E MAY 2008REVISED APRIL 2013
DS90LV028AQ Automotive LVDS Dual Differential Line Receiver
Check for Samples: DS90LV028AQ, DS90LV028AQ-Q1
1
FEATURES
DESCRIPTION
The DS90LV028AQ is a dual CMOS differential line
2
AECQ-100 Grade 1
receiver designed for applications requiring ultra low
-40°C to +125°C Operating Temperature Range
power dissipation, low noise and high data rates. The
>400 Mbps (200 MHz) Switching Rates
device is designed to support data rates in excess of
400 Mbps (200 MHz) utilizing Low Voltage Differential
50 ps Differential Skew (Typical)
Signaling (LVDS) technology.
0.1 ns Channel-to-Channel Skew (Typical)
The DS90LV028AQ accepts low voltage (350 mV
2.5 ns Maximum Propagation Delay
typical) differential input signals and translates them
3.3V Power Supply Design
to 3V CMOS output levels. The DS90LV028AQ has a
Flow-Through Pinout
flow-through design for easy PCB layout.
Power Down High Impedance on LVDS Inputs
The DS90LV028AQ and companion LVDS line driver
Low Power design (18mW @ 3.3V static)
DS90LV027AQ provide a new alternative to high
power PECL/ECL devices for high speed point-to-
LVDS Inputs Accept LVDS/CML/LVPECL
point interface applications.
Signals
Conforms to ANSI/TIA/EIA-644 Standard
Available in SOIC Package
Connection Diagram
Figure 1. SOIC
See Package Number D0008A
Functional Diagram
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright © 2008–2013, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.

Summary of content (15 pages)