Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - transceivers LVDS 4/4 WQFN 32

Line Card in SLOT 1

BACKPLANE

DS91M040

Line Card in SLOT N-1

M-LVDS Receivers

= Z

LOADED

Line Card in SLOT N

M-LVDS Receivers

DS91M040

www.ti.com

SNLS283M –FEBRUARY 2008–REVISED APRIL 2013

DS91M040 125 MHz Quad M-LVDS Transceiver

Check for Samples: DS91M040

FEATURES

DESCRIPTION

The DS91M040 is a quad M-LVDS transceiver

• DC - 125 MHz / 250 Mbps Low Jitter, Low

designed for driving / receiving clock or data signals

Skew, Low Power Operation

to / from up to four multipoint networks.

• Wide Input Common Mode Voltage Range

M-LVDS (Multipoint LVDS) is a new family of bus

Allows up to ±1V of GND Noise

interface devices based on LVDS technology

• Conforms to TIA/EIA-899 M-LVDS Standard

specifically designed for multipoint and multidrop

• Pin Selectable M-LVDS Receiver Type (1 or 2)

cable and backplane applications. It differs from

standard LVDS in providing increased drive current to

• Controlled Transition Times (2.0 ns typ)

handle double terminations that are required in multi-

Minimize Reflections

point applications. Controlled transition times

• 8 kV ESD on M-LVDS I/O pins protects

minimize reflections that are common in multipoint

adjoining components

configurations due to unterminated stubs. M-LVDS

• Flow-Through Pinout Simplifies PCB Layout

devices also have a very large input common mode

voltage range for additional noise margin in heavily

• Small 5 mm x 5 mm WQFN-32 Space Saving

loaded and noisy backplane environments.

Package

A single DS91M040 channel is a half-duplex

APPLICATIONS

transceiver that accepts LVTTL/LVCMOS signals at

the driver inputs and converts them to differential M-

• Multidrop / Multipoint Clock and Data

LVDS signal levels. The receiver inputs accept low

Distribution

voltage differential signals (LVDS, BLVDS, M-LVDS,

• High-Speed, Low Power, Short-Reach

LVPECL and CML) and convert them to 3V LVCMOS

Alternative to TIA/EIA-485/422

signals. The DS91M040 supports both M-LVDS type

1 and type 2 receiver inputs.

• Clock Distribution in AdvancedTCA (ATCA)

and MicroTCA (μTCA, uTCA) Backplanes

System Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (20 pages)

PAGE 1
DS91M040 www.ti.com SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 DS91M040 125 MHz Quad M-LVDS Transceiver Check for Samples: DS91M040 FEATURES DESCRIPTION • The DS91M040 is a quad M-LVDS transceiver designed for driving / receiving clock or data signals to / from up to four multipoint networks.
PAGE 2
DS91M040 SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 www.ti.
PAGE 3
DS91M040 www.ti.com SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 PIN DESCRIPTIONS Number Name I/O, Type Description 1, 3, 5, 7 RO O, LVCMOS Receiver output pin. 26, 28, 13, 15 RE I, LVCMOS Receiver enable pin: When RE is high, the receiver is disabled. When RE is low, the receiver is enabled. There is a 300 kΩ pullup resistor on this pin. 25, 27, 14, 16 DE I, LVCMOS Driver enable pin: When DE is low, the driver is disabled. When DE is high, the driver is enabled.
PAGE 4
DS91M040 SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 www.ti.com Absolute Maximum Ratings (1) (2) −0.3V to +4V Power Supply Voltage LVCMOS Input Voltage −0.3V to (VDD + 0.3V) LVCMOS Output Voltage −0.3V to (VDD + 0.3V) −1.9V to +5.5V M-LVDS I/O Voltage M-LVDS Output Short Circuit Current Duration Continuous Junction Temperature +140°C −65°C to +150°C Storage Temperature Range Lead Temperature Range Soldering (4 sec.) Maximum Package Power Dissipation @ +25°C +260°C RTV Package 3.
PAGE 5
DS91M040 www.ti.com SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 DC Electrical Characteristics (1) (2) (3) (4) Over recommended operating supply and temperature ranges unless otherwise specified.
PAGE 6
DS91M040 SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 www.ti.com DC Electrical Characteristics(1)(2)(3)(4) (continued) Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter Conditions Min Typ Max Units 32 µA +20 µA M-LVDS Bus (Input and Output) Pins IA IB Transceiver input/output current VA = 3.8V, VB = 1.2V Transceiver input/output current VA = 0V or 2.4V, VB = 1.2V −20 VA = −1.4V, VB = 1.2V −32 VB = 3.8V, VA = 1.2V VB = 0V or 2.
PAGE 7
DS91M040 www.ti.com SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 Switching Characteristics (1) (2) (3) Over recommended operating supply and temperature ranges unless otherwise specified. Symbol Parameter Conditions Min Typ Max Units DRIVER AC SPECIFICATIONS tPLH Differential Propagation Delay Low to High RL = 50Ω, CL = 5 pF, 1.5 3.3 5.5 ns tPHL Differential Propagation Delay High to Low CD = 0.5 pF 1.5 3.3 5.
PAGE 8
DS91M040 SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 www.ti.com Test Circuits and Waveforms Figure 2. Differential Driver Test Circuit A ~ 1.9V B ~ 1.3V 'VOS(SS) VOS VOS(PP) Figure 3. Differential Driver Waveforms Figure 4. Differential Driver Full Load Test Circuit Figure 5.
PAGE 9
DS91M040 www.ti.com SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 Figure 6. Differential Driver Short-Circuit Test Circuit Figure 7. Driver Propagation Delay and Transition Time Test Circuit Figure 8. Driver Propagation Delays and Transition Time Waveforms Figure 9.
PAGE 10
DS91M040 SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 www.ti.com Figure 10. Driver TRI-STATE Delay Waveforms Figure 11. Receiver Propagation Delay and Transition Time Test Circuit Figure 12.
PAGE 11
DS91M040 www.ti.com SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 Figure 13. Type 2 Receiver Propagation Delay and Transition Time Waveforms Figure 14. Receiver TRI-STATE Delay Test Circuit Figure 15.
PAGE 12
DS91M040 SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 www.ti.com DS91M040 as Type 1 Receiving (1) Inputs (1) Output FSEN RE DE A−B RO L L X ≥ +0.05V H L L X ≤ −0.05V L L L X −0.05V ≤ A-B ≤ +0.05V Undefined L H X X Z X — Don't care condition Z — High impedance state DS91M040 as Type 2 Receiving (1) Inputs (1) Output FSEN RE DE A−B RO H L X ≥ +0.15V H H L X ≤ +0.05V L H L X +0.05V ≤ A-B ≤ +0.
PAGE 13
DS91M040 www.ti.com SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 Typical Performance Characteristics 2.8 2.8 f = 125 MHz VCC = 3.0 V DRIVER FALL TIME (10-90%) (ns) DRIVER RISE TIME (10-90%) (ns) f = 125 MHz 2.5 2.2 1.9 VCC = 3.6 V 1.6 VCC = 3.3 V 1.3 1.0 -50 -10 30 70 110 2.2 1.9 VCC = 3.6 V 1.6 VCC = 3.3 V 1.3 1.0 -50 150 -10 TEMPERATURE (°C) 750 600 450 300 f = 1 MHz VCC = 3.3V 150 TA = 25°C 0 50 75 100 125 VCC = 3.0 V 4.0 3.5 3.0 VCC = 3.6 V 2.5 VCC = 3.3 V 2.
PAGE 14
DS91M040 SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 www.ti.com RECEIVER PROPAGATION DELAY (tPLHD) (ns) RECEIVER POWER SUPPLY CURRENT (mA) Typical Performance Characteristics (continued) 90 75 60 45 f = 125 MHz VCC = 3.3V 30 TA = 25°C 15 DE0,1,2,3 = L RE*0,1,2,3 = L 0 0 25 50 75 100 125 3.8 f = 125 MHz 3.2 TYPE 2 TA = 25°C VID = 200 mV 2.9 2.6 TYPE 1 2.3 2.0 -4.0 FREQUENCY (MHz) -2.4 -0.8 0.8 2.4 4.0 INPUT COMMON MODE VOLTAGE (V) Figure 22.
PAGE 15
DS91M040 www.ti.com SNLS283M – FEBRUARY 2008 – REVISED APRIL 2013 REVISION HISTORY Changes from Revision L (April 2013) to Revision M • Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 16
PACKAGE OPTION ADDENDUM www.ti.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 24-Apr-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing DS91M040TSQ/NOPB WQFN RTV 32 DS91M040TSQE/NOPB WQFN RTV DS91M040TSQX/NOPB WQFN RTV SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 1000 178.0 12.4 5.3 5.3 1.3 8.0 12.0 Q1 32 250 178.0 12.4 5.3 5.3 1.3 8.0 12.0 Q1 32 4500 330.0 12.4 5.3 5.3 1.3 8.0 12.
PAGE 18
PACKAGE MATERIALS INFORMATION www.ti.com 24-Apr-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) DS91M040TSQ/NOPB WQFN RTV 32 1000 213.0 191.0 55.0 DS91M040TSQE/NOPB WQFN RTV 32 250 213.0 191.0 55.0 DS91M040TSQX/NOPB WQFN RTV 32 4500 367.0 367.0 35.
PAGE 19
MECHANICAL DATA RTV0032A SQA32A (Rev B) www.ti.
PAGE 20
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.