Datasheet

t
DIH
t
DIS
t
TCP
1/2 V
DDIO
GND
V
DDIO
GND
V
DDIO
DI[23:0],
CI1,CI2,CI3
CLKIN
w/ RFB = L
t
TCIH
t
TCIL
t
CLKT
t
CLKT
20%
80%
V
IHmin
V
ILmax
0V
+VOD
-VOD
t
LHLT
t
LLHT
(DOUT+) - (DOUT-)
20%
80%
D
OUT+
D
OUT-
(D
OUT+
) - (D
OUT+
)
GND
0V
V
OD+
V
OD-
V
OS
V
ODp-p
V
OD+
V
OD-
Single-EndedDifferential
A
B
A'
B'
C
A
C
B
50:
50:
50:50:
Scope
DS92LV2411, DS92LV2412
www.ti.com SNLS302C –MAY 2010–REVISED APRIL 2013
AC Timing Diagrams and Test Circuits
Figure 6. Serializer Test Circuit
Figure 7. Serializer Output Waveforms
Figure 8. Serializer Output Transition Times
Figure 9. Serializer Input CLKIN Waveform and Set and Hold Times
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Links: DS92LV2411 DS92LV2412