Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - In-amp, Op-amp InAmp SOIC 16

Fast-Settling FET-Input

INSTRUMENTATION AMPLIFIER

APPLICATIONS

● MULTIPLEXED INPUT DATA

ACQUISITION SYSTEM

● FAST DIFFERENTIAL PULSE AMPLIFIER

● HIGH SPEED GAIN BLOCK

● AMPLIFICATION OF HIGH IMPEDANCE

SOURCES

DESCRIPTION

The INA110 is a versatile monolithic FET-input

instrumentation amplifier. Its current-feedback circuit topol-

ogy and laser trimmed input stage provide

excellent dynamic performance and accuracy. The INA110

settles in 4µs to 0.01%, making it ideal for high speed or

multiplexed-input data acquisition systems.

Internal gain-set resistors are provided for gains of 1, 10,

100, 200, and 500V/V. Inputs are protected for differential

and common-mode voltages up to ±V

. Its very high input

impedance and low input bias current make the INA110 ideal

for applications requiring input filters or input protection

circuitry.

The INA110 is available in 16-pin plastic and ceramic DIPs,

and in the SOL-16 surface-mount package. Military, indus-

trial and commercial temperature range grades are available.

404Ω

4.44kΩ

201Ω

80.2Ω

20kΩ

10kΩ

20kΩ

10kΩ

4 5 8 7 14 15

–In

X 10

X 100

X 200

X 500

+In

(1)

Output

Ref

Sense

–V

Input

Offset

Adjust

Output

Offset

Adjust

FET

Input

FET

Input

INA110

NOTE: (1) Connect to R

for desired gain.

FEATURES

● LOW BIAS CURRENT: 50pA max

● FAST SETTLING: 4µs to 0.01%

● HIGH CMR: 106dB min; 90dB at 10kHz

● INTERNAL GAINS: 1, 10, 100, 200, 500

● VERY LOW GAIN DRIFT: 10 to 50ppm/°C

● LOW OFFSET DRIFT: 2µV/°C

● LOW COST

● PINOUT SIMILAR TO AD524 AND AD624

INA110

SBOS147A – SEPTEMBER 1986 – JULY 2005

www.ti.com

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

INA110

Summary of content (20 pages)

PAGE 1
INA110 INA INA 110 110 SBOS147A – SEPTEMBER 1986 – JULY 2005 Fast-Settling FET-Input INSTRUMENTATION AMPLIFIER FEATURES APPLICATIONS ● ● ● ● ● ● ● ● ● MULTIPLEXED INPUT DATA ACQUISITION SYSTEM ● FAST DIFFERENTIAL PULSE AMPLIFIER ● HIGH SPEED GAIN BLOCK ● AMPLIFICATION OF HIGH IMPEDANCE SOURCES LOW BIAS CURRENT: 50pA max FAST SETTLING: 4µs to 0.
PAGE 2
ABSOLUTE MAXIMUM RATINGS(1) Supply Voltage .................................................................................. ±18V Input Voltage Range .......................................................................... ±VCC Operating Temperature Range: G .................................. –55°C to +125°C P, U ............................... –25°C to +85°C Storage Temperature Range: G ..................................... –65°C to +150°C P, U ...................................
PAGE 3
ELECTRICAL CHARACTERISTICS At +25°C, ±VCC = 15VDC, and RL = 2kΩ, unless otherwise specified. INA110AG PARAMETER CONDITIONS GAIN Range of Gain Gain Equation(1) Gain Error, DC: G = 1 G = 10 G = 100 G = 200 G = 500 Gain Temp. Coefficient: G = 1 G = 10 G = 100 G = 200 G = 500 Nonlinearity, DC: G = 1 G = 10 G = 100 G = 200 G = 500 OUTPUT Voltage, RL = 2kΩ Current Short-Circuit Current Capacitive Load MIN TYP 1 * 0.002 0.01 0.02 0.04 0.1 ±3 ±4 ±6 ±10 ±25 ±0.001 ±0.002 ±0.004 ±0.006 ±0.
PAGE 4
ELECTRICAL CHARACTERISTICS (Cont) At +25°C, ±VCC 15VDC, and RL = 2KΩ, unless otherwise specified. INA110AG PARAMETER DYNAMIC RESPONSE (CONT) Settling Time: 0.01%,G = 1 G = 10 G = 100 G = 200 G = 500 Recovery(5) POWER SUPPLY Rated Voltage Voltage Range Quiescent Current TEMPERATURE RANGE Specification: P, U G Operation Storage θJA CONDITIONS MIN VO = 20V Step 50% Overdrive ±6 INA110BG, SG TYP MAX 5 3 4 7 16 1 12.5 7.5 7.5 12.
PAGE 5
TYPICAL CHARACTERISTICS At TA = +25°C and ±VCC = 15VDC, unless otherwise noted. OUTPUT SWING vs SUPPLY ±16 ±12 ±13 Output Voltage (V) Input Voltage Range (V) INPUT VOLTAGE RANGE vs SUPPLY ±15 ±9 ±6 RL = 2kΩ ±10 ±7 ±3 ±4 ±6 ±9 ±15 ±12 ±18 ±6 ±9 Power Supply Voltage (V) OUTPUT SWING vs LOAD RESISTANCE ±18 Input Bias Current (pA) 25 ±12 ±8 ±4 0 20 15 10 5 0 0 400 800 1.2k 1.
PAGE 6
TYPICAL CHARACTERISTICS (Cont) At TA = +25°C and ±VCC = 15VDC, unless otherwise noted. POWER SUPPLY REJECTION vs FREQUENCY CMR vs FREQUENCY 120 120 G = 500 Power Supply Rejection (dB) Common-Mode Rejection (dB) G = 500 100 G = 200 80 G = 100 60 G = 10 40 G=1 20 100 G = 200 80 G = 100 60 G = 10 40 G=1 20 0 0 1 10 100 1k 10k 100k 1 1M 10 100 Frequency (Hz) 10 0 1M –10 10 0 –100 20 10 0 20 Time (µs) SETTLING TIME vs GAIN (0.
PAGE 7
TYPICAL CHARACTERISTICS (Cont) At TA = +25°C and ±VCC = 15VDC, unless otherwise noted. COMMON-MODE VOLTAGE vs DIFFERENTIAL INPUT VOLTAGE INPUT NOISE VOLTAGE vs FREQUENCY 12 50 Common-Mode Voltage (V) Input Noise Voltage (nV/√Hz) 100 20 10 5 9 6 3 2 0 1 1 10 100 1k 0 10k 3 6 9 12 Differential Input Voltage x Gain (V) = VO Frequency (Hz) WARM-UP DRIFT vs TIME Change In Input Offset Voltage (µV) 50 40 30 20 10 0 0 1 2 3 4 5 Time (minutes) INA110 SBOS147A www.ti.
PAGE 8
DISCUSSION OF PERFORMANCE A simplified diagram of the INA110 is shown on the first page. The design consists of the classical three operational amplifier configuration using current-feedback type op amps with precision FET buffers on the input. The result is an instrumentation amplifier with premium performance not normally found in integrated circuits. INA110’s input (RTI) is the offset of the input stage plus the offset of the output stage divided by the gain of the input stage.
PAGE 9
GAIN SELECTION Gain selection is accomplished by connecting the appropriate pins together on the INA110. Table I shows possible gains from the internal resistors. Keep the connections as short as possible to maintain accuracy. CONNECT PIN 3 TO PIN GAIN GAIN ACCURACY (%) The following gains have assured accuracy: 1 none 0.02 10 13 0.05 100 12 0.1 200 16 0.2 500 11 0.5 The following gains have typical accuracy as shown: 300 12, 16 0.25 600 11, 12 0.
PAGE 10
negative input exceeds that in the positive input, stray capacitance from the output will create a net negative feedback and improve the circuit stability. If the impedance in the positive input is greater, the feedback due to stray capacitance will be positive and instability may result. The degree of positive feedback depends upon source impedance imbalance, operating gain, and board layout.
PAGE 11
VREF +15V 75kΩ(1) 1 8 X500 11 300Ω 1µF(1) 75kΩ(1) 3 10 INA110 2 9 VOUT 6 7 –15V FET input allows low-pass filtering with minimal effect on DC accuracy. NOTE: (1) Larger resistors and a smaller capacitor can be used. FIGURE 9. Bridge Amplifier with 1Hz Low-Pass Input Filter. +15V +15V 1µF 1 X100 3 100mVPP 10 INA110 10MΩ 9 In 1 In 2 VOUT 6 2 1µF 1 7 8 1 B-B MPC800 10MΩ 8 12 In 15 In 16 X10 8 13 3 10 INA110 VOUT SHC5320 6 2 –15V 9 7 –15V FIGURE 10.
PAGE 12
+15V R1 +15V D1 V1 D2 –15V +15V ∆VIN R2 V2 V1 1 X200 8 16 3 D3 10 INA110 ∆VIN 9 VOUT V2 X100 3 D4 990kΩ –15V 10 INA110 9 VOUT 6 2 10kΩ For lower voltage, lower resistor noise: R1 = R2 = 20kΩ, D1 – D4 = FDH300 (1nA leakage) 8 12 10kΩ 7 –15V Overall G = 1 1 6 2 +15V 990kΩ 7 –15V For higher voltage, higher resistor noise: R1 = R2 = 100kΩ, D1 – D4 = 2N4117A (1pA leakage) Common-mode range = ±1000V. CMR is dependent on ratio matching of external input resistors.
PAGE 13
PACKAGE OPTION ADDENDUM www.ti.
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.com 27-Nov-2010 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
PAGE 15
PAGE 16
® PACKAGE DRAWING MCDI012
PAGE 17
MECHANICAL DATA MMBC006 – MARCH 2001 LME (O–MBCY–W10) METAL CYLINDRICAL PACKAGE ø 0.370 (9,40) 0.335 (8,51) ø 0.335 (8,51) 0.305 (7,75) 0.040 (1,02) 0.010 (0,25) 0.185 (4,70) 0.165 (4,19) 0.040 (1,02) 0.010 (0,25) 0.500 (12,70) MIN Seating Plane ø ø 0.021 (0,53) 0.016 (0,41) 0.160 (4,06) 0.120 (3,05) 0.120 (3,05) 0.110 (2,79) 4 3 0.034 (0,86) 0.028 (0,71) 36° 5 2 6 1 10 7 9 8 0.230 (5,84) 0.045 (1,14) 0.029 (0,74) 4202488/A 03/01 NOTES: A. B. C. D. E.
PAGE 18
PAGE 19
PAGE 20
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.