Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Audio amplifier 1-channel (mono) Class AB HTSSOP 14

LM48100Q

www.ti.com

SNAS470D –OCTOBER 2008–REVISED MARCH 2013

LM48100Q Boomer™ Mono, 1.3W Audio Power Amplifier with Output Fault Detection and

Volume Control

Check for Samples: LM48100Q

FEATURES

DESCRIPTION

The LM48100Q is a single supply, mono, bridge-tied

• Output Fault Detection

load amplifier with I

C volume control, ideal for

• I

C Volume and Mode Control

automotive applications. A comprehensive output

• Input Mixer/Multiplexer

fault detection system senses the load conditions,

protecting the device during short circuit events, as

• High PSRR

well as detecting open circuit conditions.

• Individual 32-Step Volume Control

Operating from a single 5V supply, the LM48100Q

• Short Circuit and Thermal Protection

delivers 1.3W of continuous output power to an 8Ω

• Advanced Click-and-Pop Suppression

load with < 1% THD+N. Flexible power supply

• Low Power Shutdown Mode

requirements allow operation from 3.0V to 5.5V. High

power supply rejection ratio (PSRR), 74dB at 1kHz,

• Available in 14-pin HTSSOP Package

allows the device to operate in noisy environments

without additional power supply conditioning.

APPLICATIONS

The LM48100Q features dual audio inputs that can

• Automotive Instrument Clusters

be mixed/multiplexed to the device output. Each input

• Hands-free Car Kits

path has its own independent, 32-step volume

• Medical

control. The mixer, volume control and device mode

select are controlled through an I

C compatible

interface. An open drain FAULT output indicates

KEY SPECIFICATIONS

when a fault has occurred. Comprehensive output

• Output Power at V

= 5V, R

= 8Ω, THD+N ≤

short circuit and thermal overload protection prevent

1% 1.3W (typ)

the device from being damaged during a fault

• Quiescent Power Supply Current at 5V 6mA

condition.

(Typ)

A low power shutdown mode reduces supply current

• PSRR at 1kHz 74dB (Typ)

consumption to 0.01µA. Superior click and pop

suppression eliminates audible transients on power-

• Shutdown current 0.01μA (Typ)

up/down and during shutdown. The LM48100Q is

available in an 14-pin HTSSOP package

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2Boomer is a trademark of Texas Instruments.

3All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (24 pages)

PAGE 1
LM48100Q www.ti.com SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 LM48100Q Boomer™ Mono, 1.3W Audio Power Amplifier with Output Fault Detection and Volume Control Check for Samples: LM48100Q FEATURES DESCRIPTION • • • • • • • • • The LM48100Q is a single supply, mono, bridge-tied load amplifier with I2C volume control, ideal for automotive applications.
PAGE 2
LM48100Q SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 www.ti.com Typical Application 3.0V to 5.5V CB 0.1 PF CB 1 PF PVDD VDD CIN1 0.1 PF IN1 VOLUME CONTROL -80 dB TO +18 dB OUTA BIAS CBIAS BIAS MIXER/MULITPLEXER +6 dB 2.2 PF CIN2 OUTB 0.1 PF IN2 VOLUME CONTROL -80 dB TO +18 dB +1.8V to +5.5V VDD CB 0.1 PF RPU 2 I CVDD 1.5 k: SDA FAULT DETECTION 2 I C CONTROL SCL FAULT ADR GND PGND Figure 1.
PAGE 3
LM48100Q www.ti.com SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 BUMP DESCRIPTIONS Pin Pin Name 1 FAULT 2 SCL I2C Clock Input SDA I2C Serial Data Input 3 Description Open-Drain output fault flag. FAULT = 0 indicates that a fault condition has occurred. 4 2 I CVDD I2C Interface Power Supply 5 GND Ground 6 ADR I2C Address Bit. Connect to I2CVDD to set address bit, B1 = 1.
PAGE 4
LM48100Q SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 www.ti.com Operating Ratings (1) (2) TMIN ≤ TA ≤ TMAX Temperature Range Supply Voltage −40°C ≤ TA ≤ +105°C 3.0V ≤ VDD ≤ 5.5V VDD and PVDD I2C Supply Voltage I2CVDD 1.8V ≤ I2CVDD ≤ 5.5V I2CVDD ≤ VDD (1) “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance.
PAGE 5
LM48100Q www.ti.com SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 Audio Amplifier Electrical Characteristics VDD = 5.0V(1)(2) (continued) The following specifications apply for Programmable Gain = 0dB, RL = 8Ω, f = 1kHz, unless otherwise specified. Limits apply for TA = 25°C.
PAGE 6
LM48100Q SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 www.ti.com Audio Amplifier Electrical Characteristics VDD = 3.6V(1)(2) (continued) The following specifications apply for Programmable Gain = 0dB, RL = 8Ω, f = 1kHz, unless otherwise specified. Limits apply for TA = 25°C.
PAGE 7
LM48100Q www.ti.com SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 I2C Interface Characteristics VDD = 5V, 2.2V ≤ I2CVDD ≤ 5.5V (1) (2) The following specifications apply for AV = 0dB, RL = 8Ω, f = 1kHz, unless otherwise specified. Limits apply for TA = 25°C. LM48100Q Symbol Parameter Conditions Typical (3) Limits (4) Units (Limits) t1 SCL period 2.
PAGE 8
LM48100Q SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 www.ti.com Typical Performance Characteristics THD+N vs Frequency VDD = 3.6V, POUT = 400mW, RL = 8Ω 100 100 10 10 THD+N (%) THD+N (%) THD+N vs Frequency VDD = 3.6V, POUT = 600mW, RL = 4Ω 1 0.1 0.01 1 0.1 0.01 0.001 10 100 1000 10000 100000 0.001 10 100 FREQUENCY (Hz) THD+N vs Frequency VDD = 5.0V, POUT = 1.2W, RL = 4Ω THD+N vs Frequency VDD = 5.0V, POUT = 850mW, RL = 8Ω 100 10 THD+N (%) THD+N (%) 100000 Figure 4. 10 1 0.
PAGE 9
LM48100Q www.ti.com SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 Typical Performance Characteristics (continued) Power Dissipation vs Output Power f = 1kHz, RL = 4Ω Power Dissipation vs Output Power f = 1kHz, RL = 8Ω 800 1400 VDD = 5V 700 1200 POWER DISSIPATION (mW) POWER DISSIPATION (mW) VDD = 5V 1000 VDD = 3.6V 800 600 400 200 0 600 500 VDD = 3.6V 400 300 200 100 0 0 500 1000 1500 2000 2500 0 250 500 1000 1250 1500 OUTPUT POWER (mW) Figure 9. Figure 10.
PAGE 10
LM48100Q SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 www.ti.com APPLICATION INFORMATION WRITE-ONLY I2C COMPATIBLE INTERFACE The LM48100Q is controlled through an I2C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open drain). The LM48100Q and the master can communicate at clock rates up to 400kHz. Figure 14 shows the I2C interface timing diagram.
PAGE 11
LM48100Q www.ti.com SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 SCL SDA START MSB DEVICE ADDRESS LSB R/W ACK MSB REGISTER DATA ACK LSB STOP Figure 16. Example Write Sequence Table 1. Device Address B7 B6 B5 B4 B3 B2 B1 B0 R/W ADR = 0 1 1 1 1 1 0 0 0 ADR = 1 1 1 1 1 1 0 1 0 Table 2.
PAGE 12
LM48100Q SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 www.ti.com In continuous diagnostic mode, the test sequence is repeated until either a fault condition occurs, DG_RESET is cycled, or the device is taken out of continuous diagnostic mode. Set DG_CONT = 1 before setting DG_EN = 1 to initiate a continuous diagnostic. Set DG-CONT = 0 to disable continuous diagnostic mode.
PAGE 13
LM48100Q www.ti.com SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 GENERAL AMPLIFIER FUNCTION Bridge Configuration Explained The LM48100Q is designed to drive a load differentially, a configuration commonly referred to as a bridge-tied load (BTL). The BTL configuration differs from the single-ended configuration, where one side of the load is connected to ground. A BTL amplifier offers advantages over a single-ended device.
PAGE 14
LM48100Q SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 www.ti.com If the output current exceeds the current limit, the device outputs are disabled and FAULT is driven low. The output over-current detection circuitry remains active when the diagnostics have been disabled (DG_EN = 0). Thermal Overload Detection The LM48100Q has thermal overload threshold of 170°C (typ). If the die temperature exceeds 170°C, the outputs are disabled and FAULT is driven low.
PAGE 15
LM48100Q www.ti.com SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 Table 7. Volume Control (continued) Volume Step VOL4 VOL3 VOL2 VOL1 VOL0 Gain (dB) 32 1 1 1 1 1 18 SHUTDOWN FUNCTION The LM48100Q features an I2C selectable low power shutdown mode that disables the device, reducing quiescent current consumption to 0.01μA. Set bit B4 (POWER_ON) in the Mode Control Register to 0 to disable the device. Set B0 to 1 to enable the device.
PAGE 16
LM48100Q SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 www.ti.com PCB Layout Guidelines Minimize trace impedance of the power, ground and all output traces for optimum performance. Voltage loss due to trace resistance between the LM48100Q and the load results in decreased output power and efficiency. Trace resistance between the power supply and ground has the same effect as a poorly regulated supply, increased ripple and reduced peak output power.
PAGE 17
LM48100Q www.ti.com SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 Demo Board Schematic U1 VDD VDD 14 C3 0.1 PF C4 2.2 PF 10 VDD PVDD GND PGND 5 8 C2 1 PF C1 10 PF + VDD GND 13 BIAS C7 12 9 IN1 OUTA 0.1 PF IN1 OUTA C6 11 7 IN2 0.1 PF IN2 I2CVDD OUTB I2CVDD VDD 1 OUTB JU1 2 6 JU3 ADR 3 4 I2CVDD C5 0.1 PF I2CVDD VDD 2 SCL SCL R3 1.
PAGE 18
LM48100Q SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 www.ti.com PC Board Layout 18 Figure 18. Top Silkscreen Figure 19. Top Layer Figure 20. Layer 2 Figure 21. Layer 3 Figure 22. Bottom Layer Figure 23.
PAGE 19
LM48100Q www.ti.com SNAS470D – OCTOBER 2008 – REVISED MARCH 2013 Revision History Rev Date 1.0 10/14/08 Initial release. Description 1.01 10/20/08 Text edits. 1.02 11/07/08 Added a column (Limits) in the Electrical tables. 1.03 11/12/08 Text edits.
PAGE 20
PACKAGE OPTION ADDENDUM www.ti.
PAGE 21
PACKAGE MATERIALS INFORMATION www.ti.com 21-Mar-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) LM48100QMHE/NOPB HTSSOP PWP 14 250 178.0 12.4 LM48100QMHX/NOPB HTSSOP PWP 14 2500 330.0 12.4 Pack Materials-Page 1 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 6.95 8.3 1.6 8.0 12.0 Q1 6.95 8.3 1.6 8.0 12.
PAGE 22
PACKAGE MATERIALS INFORMATION www.ti.com 21-Mar-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LM48100QMHE/NOPB HTSSOP PWP LM48100QMHX/NOPB HTSSOP PWP 14 250 210.0 185.0 35.0 14 2500 367.0 367.0 35.
PAGE 23
MECHANICAL DATA PWP0014A MXA14A (Rev A) www.ti.
PAGE 24
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.