Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - DC/DC voltage regulator Holder VSSOP 10

OUT

RT/SD

VIN

RTN

BST

FB2

FB1

6V - 75V

Input

LM5006

SHUTDOWN

GND

VCC

GND

UV2

UV1

UVO

UV STATUS

LM5006

www.ti.com

SNVS646B –FEBRUARY 2011–REVISED MARCH 2013

LM5006 80V, 600 mA Constant On-Time Buck Switching Regulator

Check for Samples: LM5006

FEATURES

PACKAGE

• Operating Input Voltage Range: 6V to 75V

• VSSOP - 10

• Integrated 80V, N-Channel Buck Switch

DESCRIPTION

• Internal Start-Up Regulator

The LM5006 Step Down Switching Regulator features

• No Loop Compensation Required

all of the functions needed to implement a low cost,

• Ultra-Fast Transient Response

efficient Buck bias regulator. This high voltage

regulator contains an 80V N-Channel MOSFET

• Operating Frequency Remains Constant with

Switch and a startup regulator. The device is easy to

Line and Load Variations

implement and is provided in an VSSOP-10 package.

• Adjustable Output Voltage from 2.5V

The regulator’s control scheme uses an on-time

• Precision Internal Reference, ±2.5%

inversely proportional to V

. This feature results in

the operating frequency remaining relatively constant

• Intelligent Current Limit Reduces Foldback

with line and load variations. The control scheme

• Programmable Input UV Detector with Status

requires no loop compensation, resulting in fast

Flag Output

transient response. An intelligent current limit is

• Gate Output Driver for Synchronous Rectifier

implemented with a forced off-time which is inversely

proportional to V

OUT

. This scheme ensures short

• Pre-Charge Switch Enables Bootstrap Gate

circuit control while providing minimum foldback.

Drive with no Load

Other features include: Thermal Shutdown, VCC

• Thermal Shutdown

Under Voltage Lock-out, Max Duty Cycle Limiter, a

Pre-charge Switch, a programmable Under Voltage

TYPICAL APPLICATIONS

Detector with a status flag output, and a gate driver

output for a synchronous rectifier.

• Non-Isolated Telecommunication Buck

Regulator

• Secondary High Voltage Post Regulator

• +42V Automotive Systems

Typical Application, Basic Step-Down Regulator

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (27 pages)

PAGE 1
LM5006 www.ti.com SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 LM5006 80V, 600 mA Constant On-Time Buck Switching Regulator Check for Samples: LM5006 FEATURES PACKAGE • • • • • • • 1 2 • • • • • • • Operating Input Voltage Range: 6V to 75V Integrated 80V, N-Channel Buck Switch Internal Start-Up Regulator No Loop Compensation Required Ultra-Fast Transient Response Operating Frequency Remains Constant with Line and Load Variations Adjustable Output Voltage from 2.
PAGE 2
LM5006 SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com Connection Diagram SW 1 10 BST 2 9 VCC LG 3 8 RT RTN 4 7 FB UV 5 6 UVO VIN Figure 1. Top View 10–Lead VSSOP PIN DESCRIPTIONS Pin Name Description Application Information 1 SW Switching Node Power switching node. Connect to the output inductor, re-circulating diode or synchronous FET, and bootstrap capacitor. 2 BST Boost Pin An external capacitor is required between the BST and the SW pins (0.
PAGE 3
LM5006 www.ti.com SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 Absolute Maximum Ratings (1) (2) VIN, UV to RTN -0.3V to 80V BST to RTN -0.3V to 88V SW to RTN (Steady State) -1V to VIN + 0.3V BST to VCC 80V BST to SW 10V VCC, LG, UVO, to RTN –0.3V to 10V FB, RT to RTN -0.3 to 5V ESD Rating Human Body Model (3) 2kV For soldering specs see: SNOA549C. See (4).
PAGE 4
LM5006 SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com Electrical Characteristics (continued) Specifications with standard type are for TJ = 25°C only; limits in boldface type apply over the full Operating Junction Temperature (TJ) range. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only.
PAGE 5
LM5006 www.ti.com SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 Typical Performance Characteristics Efficiency at 300 kHz, 10V Efficiency Comparison at 200 kHz Figure 2. Figure 3. VCC vs. VIN VCC vs. ICC Figure 4. Figure 5. ICC vs. Externally Applied VCC On-Time vs. VIN and RT Figure 6. Figure 7.
PAGE 6
LM5006 SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com Typical Performance Characteristics (continued) Current Limit Off-Time vs. VFB Maximum Switching Frequency Figure 8. Figure 9. Voltage at the RT Pin Operating Current into VIN 4.5 VOLTAGE AT THE RT PIN (V) 77 k: 4.0 34 k: 200 k: 3.5 300 k: 3.0 2.5 RT = 500 k: 2.0 1.5 1.0 5 15 25 35 45 55 65 75 VIN (V) 6 Figure 10. Figure 11. Shutdown Current into VIN UVO Pin Low Voltage vs. Sink Current Figure 12. Figure 13.
PAGE 7
LM5006 www.ti.com SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 Typical Performance Characteristics (continued) LG vs. SW Deadtime VCC UVLO vs. Temperature Figure 14. Figure 15. Gate Drive UVLO vs. Temperature VCC vs. Temperature Figure 16. Figure 17. VCC Dropout vs. Temperature VCC Output Impedance vs. Temperature Figure 18. Figure 19.
PAGE 8
LM5006 SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com Typical Performance Characteristics (continued) 8 VCC Current Limit vs. Temperature Reference Voltage vs. Temperature Figure 20. Figure 21. On-time vs. Temperature Minimum Off-time vs. Temperature Figure 22. Figure 23. Current Limit Threshold vs. Temperature Current Limit Off-Time vs. Temperature Figure 24. Figure 25.
PAGE 9
LM5006 www.ti.com SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 Typical Performance Characteristics (continued) Operating Current vs. Temperature Shutdown Current vs. Temperature Figure 26. Figure 27. RT Pin Shutdown Threshold vs. Temperature LG vs. SW Deadtime vs. Temperature Figure 28. Figure 29. UV Pin Threshold vs. Temperature UV Hysteresis Current vs. Temperature Figure 30. Figure 31.
PAGE 10
LM5006 SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com Block Diagram LM5006 Input C1 VIN VCC START -UP REGULATOR C5 C3 VCC UVLO THERMAL SHUTDOWN RT ON/OFF TIMERS 0.9 V BST RT/SD VIN 2.5V C4 FEEDBACK FB L1 Delay OVER- VOLTAGE SW DRIVER LOGIC VOUT PRE CHARGE 2. 85 V Current Limit One- Shot D1 CURRENT LIMIT + - C2 RFB2 VCC LG Vth Delay RUV2 R3 RFB1 2.
PAGE 11
LM5006 www.ti.com SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 If the flyback diode (D1 in the Block Diagram) is used, the LM5006 operates in discontinuous conduction mode at light load currents, and continuous conduction mode at heavy load current. In discontinuous conduction mode, current through the output inductor starts at zero and ramps up to a peak during the on-time, then ramps back to zero before the end of the off-time.
PAGE 12
LM5006 SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com C3 must be located as close as possible to the VCC and RTN pins. In applications with a relatively high input voltage, power dissipation in the bias regulator is a concern. An auxiliary voltage of between 7.5V and 10V can be diode connected to the VCC pin to shut off the VCC regulator, thereby reducing internal power dissipation.
PAGE 13
LM5006 www.ti.com SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 On-Time Generator and Shutdown The on-time for the LM5006 is determined by the RT resistor, and is inversely proportional to the input voltage (Vin), resulting in a nearly constant frequency as Vin is varied over its range. The on-time equation for the LM5006 is: TON = 1.25 x 10-10 x (RT + 500:) + 30 ns (VIN - 0.5V) (5) RT should be selected for a minimum on-time (at maximum VIN) greater than 200 ns, for proper current limit operation.
PAGE 14
LM5006 SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com The internal pre-charge switch at the SW pin is turned on for ≊150 ns during the minimum off-time period, ensuring sufficient voltage exists across the bootstrap capacitor for the on-time. This feature helps prevent operating problems which can occur during very light load conditions, involving a long off-time, during which the voltage across the bootstrap capacitor could otherwise reduce below the Gate Drive UVLO threshold.
PAGE 15
LM5006 www.ti.com SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 Applications Information SELECTION OF EXTERNAL COMPONENTS A guide for determining the component values is illustrated with a design example. Refer to the Block Diagram.
PAGE 16
LM5006 SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com C3: The capacitor on the VCC output provides not only noise filtering and stability, but its primary purpose is to prevent false triggering of the VCC UVLO at the buck switch on/off transitions. C3 should be no smaller than 1 µF. C2 and R3: When selecting the output filter capacitor C2, the items to consider are ripple voltage due to its ESR, ripple voltage due to its capacitance, and the nature of the load.
PAGE 17
LM5006 www.ti.com SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 UV and UVO pins: The Under Voltage Detector function is used to monitor a system voltage, such as the input voltage at VIN, by connecting the UV pin to two resistors (RUV1, RUV2) as shown in the Block Diagram. When the voltage at the UV pin increases above its threshold the UVO pin switches low. The UVO pin is high when the voltage at the UV input pin is below its threshold.
PAGE 18
LM5006 SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com Figure 36. Efficiency vs. Load Current and VIN Figure 37. Efficiency vs. VIN LOW OUTPUT RIPPLE CONFIGURATIONS For applications where low output ripple is required, the following options can be used to reduce or nearly eliminate the ripple. a) Reduced ripple configuration: In Figure 38, Cff is added across RFB2 to AC-couple the ripple at VOUT directly to the FB pin.
PAGE 19
LM5006 www.ti.com SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 L1 SW VOUT Cff LM5006 RFB2 R3 FB RFB1 C2 Figure 38. Reduced Ripple Configuration b) Minimum ripple configuration: If the application requires a lower value of ripple (<10 mVp-p), the circuit of Figure 39 can be used. R3 is removed, and the resulting output ripple voltage is determined by the inductor’s ripple current and C2’s characteristics.
PAGE 20
LM5006 SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com L1 SW LM5006 RFB2 R3 FB VOUT RFB1 C2 Figure 40. Alternate Minimum Output Ripple Secondary Output A secondary slave output voltage can be produced by replacing the inductor (L1) with an inductor which has a second winding, and using a MOSFET for synchronous rectification (Q1) rather than a diode.
PAGE 21
LM5006 www.ti.com SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 current switches between these two loops with each transition from on-time to off-time and back to on-time, it is imperative that the ground end of C1 have a short and direct connection to D1’s anode (or Q1’s source), without going through vias or a lengthy route.
PAGE 22
LM5006 SNVS646B – FEBRUARY 2011 – REVISED MARCH 2013 www.ti.com REVISION HISTORY Changes from Revision A (March 2013) to Revision B • 22 Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 23
PACKAGE OPTION ADDENDUM www.ti.
PAGE 24
PACKAGE MATERIALS INFORMATION www.ti.com 11-Oct-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant LM5006MM/NOPB VSSOP DGS 10 1000 178.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 LM5006MMX/NOPB VSSOP DGS 10 3500 330.0 12.4 5.3 3.4 1.4 8.0 12.
PAGE 25
PACKAGE MATERIALS INFORMATION www.ti.com 11-Oct-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LM5006MM/NOPB VSSOP DGS 10 1000 210.0 185.0 35.0 LM5006MMX/NOPB VSSOP DGS 10 3500 367.0 367.0 35.
PAGE 26
PAGE 27
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.