Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - gate drivers PWM Half-bridge WSON 10 (4x4)

DRIVER

UVLO

DRIVER

UVLO

LEVEL

SHIFT

LEADING

EDGE

DELAY

LEADING

EDGE

DELAY

RDT

LM5106

www.ti.com

SNVS424C –JANUARY 2006–REVISED MARCH 2012

LM5106 100V Half Bridge Gate Driver with Programmable Dead-Time

Check for Samples: LM5106

FEATURES

PACKAGE

• Drives Both a High Side and Low Side N-

• WSON-10 (4 mm x 4 mm)

Channel MOSFET

• VSSOP-10

• 1.8A Peak Output Sink Current

DESCRIPTION

• 1.2A Peak Output Source Current

The LM5106 is a high voltage gate driver designed to

• Bootstrap Supply Voltage Range up to 118V

drive both the high side and low side N-Channel

MOSFETs in a synchronous buck or half bridge

• Single TTL Compatible Input

configuration. The floating high side driver is capable

of working with rail voltages up to 100V. The single

• Programmable Turn-On Delays (Dead-Time)

control input is compatible with TTL signal levels and

• Enable Input Pin

a single external resistor programs the switching

• Fast Turn-Off Propagation Delays (32ns

transition dead-time through tightly matched turn-on

Typical)

delay circuits. The robust level shift technology

operates at high speed while consuming low power

• Drives 1000pF with 15ns Rise and 10ns Fall

and provides clean output transitions. Under-voltage

Time

lockout disables the gate driver when either the low

• Supply Rail Under-Voltage Lockout

side or the bootstrapped high side supply voltage is

• Low Power Consumption

below the operating threshold. The LM5106 is offered

in the VSSOP-10 or thermally enhanced 10-pin

APPLICATIONS

WSON plastic package.

• Solid State Motor Drives

• Half and Full Bridge Power Converters

• Two Switch Forward Power Converters

Simplified Block Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (20 pages)

PAGE 1
LM5106 www.ti.com SNVS424C – JANUARY 2006 – REVISED MARCH 2012 LM5106 100V Half Bridge Gate Driver with Programmable Dead-Time Check for Samples: LM5106 FEATURES PACKAGE • • • 1 2 • • • • • • • • • • Drives Both a High Side and Low Side NChannel MOSFET 1.8A Peak Output Sink Current 1.
PAGE 2
LM5106 SNVS424C – JANUARY 2006 – REVISED MARCH 2012 www.ti.com Connection Diagram VDD 1 10 HB 2 9 VSS HO 3 8 IN HS 4 7 EN NC 5 6 RDT LO Figure 1. 10-Lead VSSOP or WSON See DGS or DPR0010A Package PIN DESCRIPTIONS Pin # Name 1 VDD 2 Description Application Information Positive gate drive supply Decouple VDD to VSS using a low ESR/ESL capacitor, placed as close to the IC as possible.
PAGE 3
LM5106 www.ti.com SNVS424C – JANUARY 2006 – REVISED MARCH 2012 Absolute Maximum Ratings (1) (2) VDD to VSS –0.3V to +18V HB to HS –0.3V to +18V IN and EN to VSS –0.3V to VDD + 0.3V LO to VSS –0.3V to VDD + 0.3V HO to VSS HS – 0.3V to HB + 0.3V HS to VSS (3) −5V to +100V HB to VSS 118V RDT to VSS –0.3V to 5V Junction Temperature +150°C Storage Temperature Range –55°C to +150°C ESD Rating HBM (4) (1) 1.
PAGE 4
LM5106 SNVS424C – JANUARY 2006 – REVISED MARCH 2012 www.ti.com Electrical Characteristics (continued) Specifications in standard typeface are for TJ = +25°C, and those in boldface type apply over the full operating junction temperature range. Unless otherwise specified, VDD = HB = 12V, VSS = HS = 0V, EN = 5V. No load on LO or HO. RDT= 100kΩ(1). Symbol Parameter Conditions Min Typ Max Units 2.7 3 3.3 V 0.75 1.5 2.25 mA 6.2 6.9 7.
PAGE 5
LM5106 www.ti.com SNVS424C – JANUARY 2006 – REVISED MARCH 2012 Typical Performance Characteristics VDD Operating Current vs Frequency Operating Current vs Temperature 100 2.2 VDD = HB = 12V CL = 2200 pF VSS = HS = 0V RDT = 10K f = 500 kHz 2.0 VSS = HS = 0 CURRENT (mA) CL = 1000 pF CURRENT (mA) VDD = HB = 12V CL = 470 pF 10 1.8 CL = 0 pF IDDO 1.6 1.4 IHBO 1.2 CL = 0 pF 1 10 1 100 1.0 -50 -30 -10 10 30 50 70 90 110 130 150 1000 TEMPERATURE (oC) FREQUENCY (kHz) Figure 2. Figure 3.
PAGE 6
LM5106 SNVS424C – JANUARY 2006 – REVISED MARCH 2012 www.ti.com Typical Performance Characteristics (continued) Undervoltage Rising Threshold vs Temperature Undervoltage Hysteresis vs Temperature 0.60 7.30 VDDR = VDD - VSS 7.20 VDDH 7.00 VDDR HYSTERESIS (V) THRESHOLD (V) 0.55 VHBR = HB - HS 7.10 6.90 6.80 6.70 VHBR 6.60 6.50 0.50 0.45 VHBH 0.40 0.35 6.40 6.30 -50 -25 0 25 50 0.30 -50 75 100 125 150 -25 0 25 Figure 9.
PAGE 7
LM5106 www.ti.com SNVS424C – JANUARY 2006 – REVISED MARCH 2012 Typical Performance Characteristics (continued) Dead-Time vs Temperature (RT = 10k) Dead-Time vs Temperature (RT = 100k) 600 88 VDD = HB = 12V VSS = HS = 0 84 VSS = HS = 0V DEAD-TIME (ns) DEAD-TIME (ns) VDD = HB = 12V 590 86 82 80 580 570 560 78 550 76 -50 -30 -10 10 30 50 70 90 110 130 150 540 -50 -30 -10 10 30 50 70 90 110 130 150 TEMPERATURE (oC) TEMPERATURE (oC) Figure 14. Figure 15.
PAGE 8
LM5106 SNVS424C – JANUARY 2006 – REVISED MARCH 2012 www.ti.com 90% HO VIH EN 10% DT1 DT2 90% MDT = |DT1-DT2| LO or HO tsd 90% Figure 18. LM5106 Enable: tsd LO 10% Figure 19. LM5106 Dead-time: DT Operational Notes The LM5106 is a single PWM input Gate Driver with Enable that offers a programmable dead-time. The deadtime is set with a resistor at the RDT pin and can be adjusted from 100ns to 600ns.
PAGE 9
LM5106 www.ti.com SNVS424C – JANUARY 2006 – REVISED MARCH 2012 POWER DISSIPATION CONSIDERATIONS The total IC power dissipation is the sum of the gate driver losses and the bootstrap diode losses.
PAGE 10
LM5106 SNVS424C – JANUARY 2006 – REVISED MARCH 2012 www.ti.com VIN VCC RGATE HB VDD VDD HO CBOOT OUT1 IN ENABLE EN CONTROLLER 0.1 PF HS LO 0.47 PF GND T1 LM5106 RDT RGATE VSS Figure 21.
PAGE 11
LM5106 www.ti.com SNVS424C – JANUARY 2006 – REVISED MARCH 2012 REVISION HISTORY Changes from Revision B (March 2013) to Revision C • Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 12
PACKAGE OPTION ADDENDUM www.ti.
PAGE 13
PACKAGE OPTION ADDENDUM www.ti.com 14-Feb-2014 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties.
PAGE 14
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant LM5106MM VSSOP DGS 10 1000 178.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 LM5106MM/NOPB VSSOP DGS 10 1000 178.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 LM5106MMX/NOPB VSSOP DGS 10 3500 330.0 12.4 5.3 3.4 1.4 8.0 12.
PAGE 15
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LM5106MM VSSOP DGS 10 1000 210.0 185.0 35.0 LM5106MM/NOPB VSSOP DGS 10 1000 210.0 185.0 35.0 LM5106MMX/NOPB VSSOP DGS 10 3500 367.0 367.0 35.0 LM5106SD/NOPB WSON DPR 10 1000 210.0 185.0 35.0 LM5106SDX/NOPB WSON DPR 10 4500 367.0 367.0 35.
PAGE 16
PAGE 17
PAGE 18
PAGE 19
MECHANICAL DATA DPR0010A SDC10A (Rev A) www.ti.
PAGE 20
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.