Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Op-amp Multi-purpose SOIC 14 N

LMC6024

www.ti.com

SNOS621D –AUGUST 2000–REVISED MARCH 2013

LMC6024 Low Power CMOS Quad Operational Amplifier

Check for Samples: LMC6024

FEATURES

DESCRIPTION

The LMC6024 is a CMOS quad operational amplifier

• Specified for 100 kΩ and 5 kΩ Loads

which can operate from either a single supply or dual

• High Voltage Gain 120 dB

supplies. Its performance features include an input

• Low Offset Voltage Drift 2.5 μV/°C

common-mode range that reaches V

−

, low input bias

current and voltage gain (into 100 kΩ and 5 kΩ loads)

• Ultra Low Input Bias Vurrent 40 fA

that is equal to or better than widely accepted bipolar

• Input Common-mode Range Includes V

−

equivalents, while the power supply requirement is

• Operating Range from +5V to +15V Supply

less than 1 mW.

• Low Distortion 0.01% at 1 kHz

This chip is built with Texas Instrument's advanced

• Slew Rate 0.11 V/μs

Double-Poly Silicon-Gate CMOS process.

• Micropower Operation 1 mW

See the LMC6022 datasheet for a CMOS dual

operational amplifier with these same features.

APPLICATIONS

• High-impedance Buffer or Preamplifier

• Current-to-voltage Converter

• Long-term Integrator

• Sample-and-hold Circuit

• Peak Detector

• Medical Instrumentation

• Industrial Controls

Connection Diagram

Top View

Figure 1. 14-Pin DIP and SOIC Package

See Package Number D0014A

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (22 pages)

PAGE 1
LMC6024 www.ti.com SNOS621D – AUGUST 2000 – REVISED MARCH 2013 LMC6024 Low Power CMOS Quad Operational Amplifier Check for Samples: LMC6024 FEATURES DESCRIPTION • • • • • • • • • The LMC6024 is a CMOS quad operational amplifier which can operate from either a single supply or dual supplies.
PAGE 2
LMC6024 SNOS621D – AUGUST 2000 – REVISED MARCH 2013 Absolute Maximum Ratings www.ti.com (1) (2) Differential Input Voltage ±Supply Voltage Supply Voltage (V+ − V−) 16V Lead Temperature Soldering, 10 sec. 260°C −65°C to +150°C Storage Temperature Range (V ) + 0.3V, (V−) − 0.
PAGE 3
LMC6024 www.ti.com SNOS621D – AUGUST 2000 – REVISED MARCH 2013 DC Electrical Characteristics The following specifications apply for V+ = 5V, V− = 0V, VCM = 1.5V, VO = 2.5V, and RL = 1M unless otherwise noted. Boldface limits apply at the temperature extremes; all other limits TJ = 25°C. Parameter VOS Test Conditions Input Offset Voltage Typical (1) 1 ΔVOS/ΔT Input Offset Voltage Average Drift 2.5 IB Input Bias Current 0.
PAGE 4
LMC6024 SNOS621D – AUGUST 2000 – REVISED MARCH 2013 www.ti.com DC Electrical Characteristics (continued) The following specifications apply for V+ = 5V, V− = 0V, VCM = 1.5V, VO = 2.5V, and RL = 1M unless otherwise noted. Boldface limits apply at the temperature extremes; all other limits TJ = 25°C.
PAGE 5
LMC6024 www.ti.com SNOS621D – AUGUST 2000 – REVISED MARCH 2013 Typical Performance Characteristics VS = ±7.5V, TA = 25°C unless otherwise specified Supply Current vs Supply Voltage Input Bias Current vs Temperature Figure 2. Figure 3. Common-Mode Voltage Range vs Temperature Output Characteristics Current Sinking Figure 4. Figure 5. Output Characteristics Current Sourcing Input Voltage Noise vs Frequency Figure 6. Figure 7.
PAGE 6
LMC6024 SNOS621D – AUGUST 2000 – REVISED MARCH 2013 www.ti.com Typical Performance Characteristics (continued) VS = ±7.5V, TA = 25°C unless otherwise specified 6 Crosstalk Rejection vs Frequency CMRR vs Frequency Figure 8. Figure 9. CMRR vs Temperature Power Supply Rejection Ratio vs Frequency Figure 10. Figure 11. Open-Loop Voltage Gain vs Temperature Open-Loop Frequency Response Figure 12. Figure 13.
PAGE 7
LMC6024 www.ti.com SNOS621D – AUGUST 2000 – REVISED MARCH 2013 Typical Performance Characteristics (continued) VS = ±7.5V, TA = 25°C unless otherwise specified Gain and Phase Responses vs Load Capacitance Gain and Phase Responses vs Temperature Figure 14. Figure 15. Gain Error (VOS vs VOUT) Non-Inverting Slew Rate vs Temperature Figure 16. Figure 17. Inverting Slew Rate vs Temperature Large-Signal Pulse Non-Inverting Response (AV = +1) Figure 18. Figure 19.
PAGE 8
LMC6024 SNOS621D – AUGUST 2000 – REVISED MARCH 2013 www.ti.com Typical Performance Characteristics (continued) VS = ±7.5V, TA = 25°C unless otherwise specified Non-Inverting Small Signal Pulse Response (AV = +1) Inverting Large-Signal Pulse Response Figure 20. Figure 21. Inverting Small-Signal Pulse Response Stability vs Capacitive Load Figure 22. Avoid resistive loads of less than 500Ω, as they may cause instability. Figure 23. Stability vs Capacitive Load Figure 24.
PAGE 9
LMC6024 www.ti.com SNOS621D – AUGUST 2000 – REVISED MARCH 2013 APPLICATION HINTS AMPLIFIER TOPOLOGY The topology chosen for the LMC6024 is unconventional (compared to general-purpose op amps) in that the traditional unity-gain buffer output stage is not used; instead, the output is taken directly from the output of the integrator, to allow rail-to-rail output swing.
PAGE 10
LMC6024 SNOS621D – AUGUST 2000 – REVISED MARCH 2013 www.ti.com Capacitive load driving capability is enhanced by using a pull up resistor to V+ (Figure 27). Typically a pull up resistor conducting 50 μA or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing.
PAGE 11
LMC6024 www.ti.com SNOS621D – AUGUST 2000 – REVISED MARCH 2013 Guard Ring Connections Figure 29. Inverting Amplifier Guard Ring Connections Figure 30. Non-Inverting Amplifier Guard Ring Connections Figure 31. Follower Guard Ring Connections Figure 32.
PAGE 12
LMC6024 SNOS621D – AUGUST 2000 – REVISED MARCH 2013 www.ti.com BIAS CURRENT TESTING The test method of Figure 34 is appropriate for bench-testing bias current with reasonable accuracy. To understand its operation, first close switch S2 momentarily. When S2 is opened, then (1) Figure 34. Simple Input Bias Current Test Circuit A suitable capacitor for C2 would be a 5 pF or 10 pF silver mica, NPO ceramic, or air-dielectric.
PAGE 13
LMC6024 www.ti.com SNOS621D – AUGUST 2000 – REVISED MARCH 2013 (V+ = 5.0 VDC) Figure 36. (Upper limit of output range dictated by input common-mode range; lower limit dictated by minimum current requirement of LM385.) Figure 37. Micropower Current Source Figure 38. Low-Leakage Sample-and-Hold If R1 = R5, R3 = R6, and R4 = R7; Then . ∴AV ≈ 100 for circuit shown. For good CMRR over temperature, low drift resistors should be used. Matching of R3 to R6 and R4 to R7 affects CMRR.
PAGE 14
LMC6024 SNOS621D – AUGUST 2000 – REVISED MARCH 2013 www.ti.com (V+ = 5.0 VDC) fO = 10 Hz Q = 2.1 Gain = −8.8 Figure 40. 10 Hz Bandpass Filter fc = 10 Hz d = 0.895 Gain = 1 Figure 41. 10 Hz High-Pass Filter (2 dB Dip) Figure 42.
PAGE 15
LMC6024 www.ti.com SNOS621D – AUGUST 2000 – REVISED MARCH 2013 (V+ = 5.0 VDC) Gain = −46.8 Output offset voltage reduced to the level of the input offset voltage of the bottom amplifier (typically 1 mV), referred to VBIAS. Figure 43.
PAGE 16
LMC6024 SNOS621D – AUGUST 2000 – REVISED MARCH 2013 www.ti.com REVISION HISTORY Changes from Revision C (March 2013) to Revision D • 16 Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 17
PACKAGE OPTION ADDENDUM www.ti.
PAGE 18
PACKAGE OPTION ADDENDUM www.ti.com 18-Oct-2013 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
PAGE 19
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device LMC6024IMX/NOPB Package Package Pins Type Drawing SOIC D 14 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2500 330.0 16.4 Pack Materials-Page 1 6.5 B0 (mm) K0 (mm) P1 (mm) 9.35 2.3 8.0 W Pin1 (mm) Quadrant 16.
PAGE 20
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LMC6024IMX/NOPB SOIC D 14 2500 367.0 367.0 35.
PAGE 21
PAGE 22
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.