Datasheet

LMH0030
www.ti.com SNLS219G –JANUARY 2006–REVISED APRIL 2013
Table 2. Control Register Bit Assignments
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
EDH 0 (register address 01h)
EDH ERROR
EDH FORCE EDH ENABLE F/F FLAGS(4) F/F FLAGS(3) F/F FLAGS(2) F/F FLAGS(1) F/F FLAGS(0)
(SD)
EDH 1 (register address 02h)
reserved reserved reserved A/P FLAGS(4) A/P FLAGS(3) A/P FLAGS(2) A/P FLAGS(1) A/P FLAGS(0)
EDH 2 (register address 03h)
F/F FLAG A/P FLAG ANC FLAG ANC ANC ANC
ANC FLAGS(3) ANC FLAGS(1)
ERROR ERROR ERROR FLAGS(4) FLAGS(2) FLAGS(0)
ANC 0 (register address 04h)
VIDEO FIFO VIDEO FIFO VIDEO FIFO FIFO FIFO FIFO ANC CHECK- ANC CHECK-
DEPTH(2) DEPTH(1) DEPTH(0) OVERRUN EMPTY FULL SUM ERROR SUM FORCE
ANC 1 (register address 05h) DID
ANC ID(7) ANC ID(6) ANC ID(5) ANC ID(4) ANC ID(3) ANC ID(2) ANC ID(1) ANC ID(0)
ANC 2 (register address 06h) SDID/DBN
ANC ID(15) ANC ID(14) ANC ID(13) ANC ID(12) ANC ID(11) ANC ID(10) ANC ID(9) ANC ID(8)
ANC 3 (register address 07h) DID
ANC MASK(7) ANC MASK(6) ANC MASK(5) ANC MASK(4) ANC MASK(3) ANC MASK(2) ANC MASK(1) ANC MASK(0)
ANC 4 (register address 08h) SDID/DBN
ANC ANC ANC
ANC MASK(15) ANC MASK(13) ANC MASK(11) ANC MASK(9) ANC MASK(8)
MASK(14) MASK(12) MASK(10)
ANC 5 (register address 17h)
FIFO INSERT CHSUM FIFO FLUSH
reserved reserved reserved reserved reserved
ENABLE ATTACH IN STATIC
ANC 6 (register address 18h)
ANC PARITY
reserved reserved reserved reserved reserved reserved VANC
MASK
SWITCH POINT 0 (register address 09h)
LINE(7) LINE(6) LINE(5) LINE(4) LINE(3) LINE(2) LINE(1) LINE(0)
SWITCH POINT 1 (register address 0Ah)
PROTECT(4) PROTECT(3) PROTECT(2) PROTECT(1) PROTECT(0) LINE(10) LINE(9) LINE(8)
SWITCH POINT 2 (register address 19h)
LINE(7) LINE(6) LINE(5) LINE(4) LINE(3) LINE(2) LINE(1) LINE(0)
SWITCH POINT 3 (register address 1Ah)
PROTECT(4) PROTECT(3) PROTECT(2) PROTECT(1) PROTECT(0) LINE(10) LINE(9) LINE(8)
FORMAT 0 (register address 0Bh)
FORMAT FORMAT FORMAT FORMAT FORMAT
reserved SD ONLY HD ONLY
SET(4) SET(3) SET(2) SET(1) SET(0)
FORMAT 1 (register address 0Ch)
F V H FORMAT(4) FORMAT(3) FORMAT(2) FORMAT(1) FORMAT(0)
TEST 0 (register address 0Dh)
TEST TEST TEST TEST TEST TEST
PASS/FAIL TPG ENABLE PATTERN PATTERN PATTERN PATTERN PATTERN PATTERN
SELECT(5) SELECT(4) SELECT(3) SELECT(2) SELECT(1) SELECT(0)
VIDEO INFO 0 (register address 0Eh)
VERT.
DITHER VPG FILTER LOCK
DITHER EAV SAV NSP reserved
ENABLE ENABLE DETECT
ENABLE
MULTI-FUNCTION I/O BUS PIN CONFIGURATION
I/O PIN 0 CONFIG (register address 0Fh)
reserved reserved PIN 0 SEL[5] PIN 0 SEL[4] PIN 0 SEL[3] PIN 0 SEL[2] PIN 0 SEL[1] PIN 0 SEL[0]
I/O PIN 1 CONFIG (register address 10h)
Copyright © 2006–2013, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Links: LMH0030