Datasheet

LMH0030
SNLS219G –JANUARY 2006–REVISED APRIL 2013 www.ti.com
The TPG Enable bit when set to a logic-1 enables the Test Pattern Generator function and built-in self-test
(BIST). This bit is mapped to I/O port bit 7 in the default condition. Note that the input pulldown on the I/O port bit
has the effect of overriding the logic level of data being written into the register via the ancillary/Control Data
Port. In cases where it is desired to control the state of TPG Enable through the control register instead of the
multi-function I/O port, bit 7, the I/O port bit must be remapped to another bit in the control registers. Remapping
to a read-only function is recommended to avoid possible conflicting data being written into the remapped
location.
The Pass/Fail bit indicates the result of running the built-in self-test. This bit is a logic-1 for a pass condition. The
bit is mapped to I/O port bit 6 in the default condition.
VIDEO INFO 0 REGISTER (Address 0Eh)
The NSP (New Sync Position) bit indicates that a new or out-of-place TRS character has been detected in the
input data. This bit is set to a logic-1 and remains set for at least one horizontal line period or unless re-activated
by a subsequent new or out-of-place TRS. It is reset by an EAV TRS character.
The EAV (end of active video) and SAV (start of active video) bits track the occurrence of the corresponding
TRS characters.
Lock Detect is registered as a control signal and is a logic-1 when the PLL is locked and a valid format has been
detected. This bit may be programmed as an output on the multi-function I/O port. This bit is mapped to I/O port
bit 4 in the default condition. This function also includes logic to check the stability of the device after the digital
logic reset is released following PLL lock. If the system is not fully stable, the logic is automatically reset. LOCK
DETECT also combines the function of indicating that the LMH0030 has detected the video format being
received. This format detect function involves determination of the major raster parameters such as line length,
number of video lines in a frame, and so forth. This is done so that information like line numbering can be
correctly inserted. The PLL itself will have locked in about 50 microseconds (HD rates, 150 microseconds for SD)
or less; however, resolution of all raster parameters may take the majority of a frame.
The VPG Filter Enable bit when set enables operation of the Video Pattern Generator filter. Operation of this
filter causes the insertion of transition codes in the chroma and luma data of color bar test patterns where these
patterns change from one bar to the next. This filter reduces the magnitude of out-of-band frequency products
which can be produced by abrupt transitions in the chroma and luma data when fed to D-to-A converters and
picture monitors. The default condition of this bit is reset (off).
A method by which the occurrence of pathological data patterns can be prevented has been proposed for SD
formats. The LMH0030 implements this process for SD formats. The Dither Enable and Vertical Dither Enable
bits control operation of pseudo-random dithering applied to the two LSBs of the video data. Dithering is applied
to active video data when the Dither Enable bit is set. When the Vertical Dither Enable bit is set, dithering is
applied to that portion of the video line corresponding to active video for lines in the vertical blanking interval.
I/O PIN 0 THROUGH 7 CONFIGURATION REGISTERS (Addresses 0Fh through 16h)
The Multi-function I/O Bus Pin Configuration registers are used to map the bits of the multi-function I/O port to
selected bits of the Configuration and Control Registers. Table 6 details the available Configuration and Control
register bit functions that may be mapped to the port and their corresponding mapping addresses. Pin # SEL[5]
in each register indicates whether the port pin is input or output. The port pin will be an input when this bit is set
and an output when reset. Input-only functions may not be configured as outputs and vice versa. The remaining
lower-order five address bits distinguish the particular function.
Example: Program, via the AD port, I/O port bit 0 as output for the SAV bit in the control registers.
1. Set ANC/CTRL to a logic-low.
2. Set RD/WR to a logic-low.
3. Present 00Fh to AD[9:0] as the I/O PIN 0 CONFIG register address (see Table 3).
4. Toggle ACLK.
5. Present 30Dh to AD[9:0] as the register data, the bit address of the SAV bit in the control registers (see
Table 6).
6. Toggle ACLK.
24 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMH0030