Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Op-amp Scrambler (zero drift) SOIC 8

LMP2021, LMP2022

www.ti.com

SNOSAY9E –SEPTEMBER 2008–REVISED MARGH 2013

LMP2021/LMP2022 Zero Drift, Low Noise, EMI Hardened Amplifiers

Check for Samples: LMP2021, LMP2022

FEATURES

DESCRIPTION

The LMP2021/LMP2022 are single and dual precision

(Typical Values, T

= 25°C, V

= 5V)

operational amplifiers offering ultra low input offset

• Input Offset Voltage (Typical) −0.4 µV

voltage, near zero input offset voltage drift, very low

• Input Offset Voltage (Max) ±5 µV

input voltage noise and very high open loop gain.

They are part of the LMP™ precision family and are

• Input Offset Voltage Drift (Typical) -0.004 µV/°C

ideal for instrumentation and sensor interfaces.

• Input Offset Voltage Drift (Max) ±0.02 µV/°C

The LMP2021/LMP2022 have only 0.004 µV/°C of

• Input Voltage Noise, A

= 1000 11 nV/√Hz

input offset voltage drift, and 0.4 µV of input offset

• Open Loop Gain 160 dB

voltage. These attributes provide great precision in

• CMRR 139 dB

high accuracy applications.

• PSRR 130 dB

The proprietary continuous correction circuitry

• Supply Voltage Range 2.2V to 5.5V

ensures impressive CMRR and PSRR, removes the

1/f noise component, and eliminates the need for

• Supply Current (per Amplifier) 1.1 mA

calibration in many circuits.

• Input Bias Current ±25 pA

With only 260 nV

(0.1 Hz to 10 Hz) of input voltage

• GBW 5 MHz

noise and no 1/f noise component, the

• Slew Rate 2.6 V/µs

LMP2021/LMP2022 are suitable for low frequency

• Operating Temperature Range −40°C to 125°C

applications such as industrial precision weigh scales.

The low input bias current of 23 pA makes these

• 5-Pin SOT-23, 8-Pin VSSOP and 8-Pin SOIC

excellent choices for high source impedance circuits

Packages

such as non-invasive medical instrumentation as well

as test and measurement equipment. The extremely

APPLICATIONS

high open loop gain of 160 dB drastically reduces

• Precision Instrumentation Amplifiers gain error in high gain applications. With ultra

precision DC specifications and very low noise, the

• Battery Powered Instrumentation

LMP2021/LMP2022 are ideal for position sensors,

• Thermocouple Amplifiers

bridge sensors, pressure sensors, medical equipment

• Bridge Amplifiers

and other high accuracy applications with very low

error budgets.

The LMP2021 is offered in 5-Pin SOT-23 and 8-Pin

SOIC packages. The LMP2022 is offered in 8-Pin

VSSOP and 8-Pin SOIC packages.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2LMP is a trademark of Texas Instruments.

3All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (31 pages)

PAGE 1
LMP2021, LMP2022 www.ti.com SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 LMP2021/LMP2022 Zero Drift, Low Noise, EMI Hardened Amplifiers Check for Samples: LMP2021, LMP2022 FEATURES 1 (Typical Values, TA = 25°C, VS = 5V) 23 • • • • • • • • • • • • • • • Input Offset Voltage (Typical) −0.4 µV Input Offset Voltage (Max) ±5 µV Input Offset Voltage Drift (Typical) -0.004 µV/°C Input Offset Voltage Drift (Max) ±0.
PAGE 2
LMP2021, LMP2022 SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 www.ti.com TYPICAL APPLICATION Figure 1. Bridge Amplifier VA VA = 5V + 1/2 LMP2022 EMI R1 - 0.1 PF R4 1 k: 200: 5.1 k: 0.1% VA VA 470 pF 180: R2 + LMP2021 280: R3 ADC161S626 - + VA - 0.1 PF 5.1 k: 0.1% 1/2 LMP2022 + VR = 1/2 VA 200: 1 k: The LMP2021/LMP2022 support systems with up to 24 bits of accuracy. These devices have limited built-in ESD protection.
PAGE 3
LMP2021, LMP2022 www.ti.com SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 Operating Ratings (1) −40°C to 125°C Temperature Range Supply Voltage (VS = V+ – V–) 2.2V to 5.5V Package Thermal Resistance (θJA) (1) 5-Pin SOT-23 164 °C/W 8-Pin SOIC (LMP2021) 106 °C/W 8-Pin SOIC (LMP2022) 106 °C/W 8-Pin VSSOP 217 °C/W Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.
PAGE 4
LMP2021, LMP2022 SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 www.ti.com 2.5V Electrical Characteristics(1) (continued) Unless otherwise specified, all limits are ensured for TA = 25°C, V+ = 2.5V, V− = 0V, VCM = V+/2, RL >10 kΩ to V+/2. Boldface limits apply at the temperature extremes.
PAGE 5
LMP2021, LMP2022 www.ti.com SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 5V Electrical Characteristics(1) (continued) Unless otherwise specified, all limits are ensured for TA = 25°C, V+ = 5V, V− = 0V, VCM = V+/2, RL > 10 kΩ to V+/2. Boldface limits apply at the temperature extremes.
PAGE 6
LMP2021, LMP2022 SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 www.ti.com Connection Diagrams N/C -IN - V 3 - +IN 4 -IN Figure 2. 5-Pin SOT-23 Top View 6 Submit Documentation Feedback V - 8 2 - 2 + +IN 1 3 4 + 7 6 5 OUT A N/C + -IN A OUT +IN A V V N/C Figure 3. 8-Pin SOIC (LMP2021) Top View - 1 8 A 2 3 7 B + + V + 5 1 4 6 - OUT 5 + V OUT B -IN B +IN B Figure 4.
PAGE 7
LMP2021, LMP2022 www.ti.com SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 Typical Performance Characteristics Unless otherwise noted: TA = 25°C, RL > 10 kΩ, VS= V+ – V–, VS= 5V, VCM = VS/2. Offset Voltage Distribution TCVOS Distribution 16 UNITS TESTED > 1700 VS = 2.5V 14 TA = 25°C 12 VCM = VS/2 10 8 6 4 PERCENTAGE (%) PERCENTAGE (%) 14 2 UNITS TESTED > 1700 12 -40°C d TA d 125°C VS = 2.5V 10 VCM = VS/2 8 6 4 2 0 -5 -4 -3 -2 -1 0 1 2 3 4 0 -20 5 -10 VOS (PV) Figure 5.
PAGE 8
LMP2021, LMP2022 SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 www.ti.com Typical Performance Characteristics (continued) Unless otherwise noted: TA = 25°C, RL > 10 kΩ, VS= V+ – V–, VS= 5V, VCM = VS/2. Input Bias Current vs. VCM Input Bias Current vs. VCM Figure 11. Figure 12. Offset Voltage vs. VCM Offset Voltage vs. VCM 10 10 OFFSET VOLTAGE (PV) OFFSET VOLTAGE (PV) VS = 2.5V 5 -40°C 25°C 0 85°C -5 125°C -10 -0.2 0.2 0.6 1 1.4 5 -40°C 25°C 0 85°C -5 125°C -10 -0.2 1.8 3.
PAGE 9
LMP2021, LMP2022 www.ti.com SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 Typical Performance Characteristics (continued) Unless otherwise noted: TA = 25°C, RL > 10 kΩ, VS= V+ – V–, VS= 5V, VCM = VS/2. Open Loop Frequency Response 120 100 150 100 PHASE 40 180 150 60 30 20 80 120 60 90 40 PHASE 60 30 20 VS = 2.
PAGE 10
LMP2021, LMP2022 SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 www.ti.com Typical Performance Characteristics (continued) Unless otherwise noted: TA = 25°C, RL > 10 kΩ, VS= V+ – V–, VS= 5V, VCM = VS/2. Time Domain Input Voltage Noise Time Domain Input Voltage Noise Figure 23. Figure 24. CMRR vs. Frequency Slew Rate vs. Supply Voltage 160 VS = 2.5V VIN = 1 VPP AV = +1 f = 10 kHz VCM = VS/2 140 2.8 SLEW RATE (V/Ps) VS = 5V 120 CMRR (dB) 3 VS = 2.
PAGE 11
LMP2021, LMP2022 www.ti.com SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 Typical Performance Characteristics (continued) Unless otherwise noted: TA = 25°C, RL > 10 kΩ, VS= V+ – V–, VS= 5V, VCM = VS/2. Output Swing High vs. Supply Voltage Output Swing Low vs. Supply Voltage 120 200 RL = 10 k: RL = 10 k: 100 125°C 120 85°C 80 25°C 40 125°C VOUT from RAIL (mV) VOUT from RAIL (mV) 160 80 40 -40°C -40°C 20 0 0 2 2.5 3 3.5 4 4.5 85°C 25°C 60 5 5.5 2 2.5 3 3.5 4 4.
PAGE 12
LMP2021, LMP2022 SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 www.ti.com Typical Performance Characteristics (continued) Unless otherwise noted: TA = 25°C, RL > 10 kΩ, VS= V+ – V–, VS= 5V, VCM = VS/2. Small Signal Step Response 20 mV/DIV 500 mV/DIV Large Signal Step Response VS = 5V AV = +1 VS = 5V AV = +1 VIN = 2 VPP f = 10 kHz VIN = 100 mVPP f = 10 kHz RL = 10 k: RL = 10 k: CL = 20 pF CL = 20 pF 10 Ps/DIV 10 Ps/DIV Figure 35. Figure 36. Output Voltage vs.
PAGE 13
LMP2021, LMP2022 www.ti.com SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 APPLICATION INFORMATION LMP2021/LMP2022 The LMP2021/LMP2022 are single and dual precision operational amplifiers with ultra low offset voltage, ultra low offset voltage drift, and very low input voltage noise with no 1/f and extended supply voltage range.
PAGE 14
LMP2021, LMP2022 INPUT VOLTAGE NOISE DENSITY (nV/ Hz) SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 www.ti.com 24 VS = 5V f = 100 Hz 20 16 12 8 4 0 1 10 100 1000 CLOSED LOOP GAIN (V/V) Figure 39. Input Voltage Noise Density decreases with Gain INPUT VOLTAGE NOISE DENSITY (nV/ Hz) Figure 40 shows the input voltage noise density does not have the 1/f component. 100 GAIN = 100 GAIN = 10 GAIN = 51 10 GAIN = 250 GAIN = 1000 GAIN = 500 1 10 100 1k 10k FREQUENCY (Hz) Figure 40.
PAGE 15
LMP2021, LMP2022 www.ti.com SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 RIN//RF IN + - CF RF RIN Figure 41. Noise Reducing Filter for Lower Gains In order to achieve lower noise floors for even more noise stringent applications, a simple filter can be added to the op amp’s output after the amplification stage. Figure 42 shows the schematic of a simple circuit which achieves this objective.
PAGE 16
LMP2021, LMP2022 SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 www.ti.com 10 RMS NOISE (PV) AV = 40 dB 1 2-Stage Filter AV = 60 dB 0.1 0.01 10 100 1k 10k 3 dB FILTER BANDWIDTH (Hz) Figure 43. RMS Input Referred Noise vs. Frequency Figure 43 shows the total input referred noise vs. 3 dB corner of both filters of Figure 41 and Figure 42 at gains of 100V/V and 1000V/V. For these measurements and using Figure 41's circuit, RF = 49.7 kΩ and RIN = 497Ω.
PAGE 17
LMP2021, LMP2022 www.ti.com SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 Table 1.
PAGE 18
LMP2021, LMP2022 SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 www.ti.com this value of input resistance is used, and when a parallel capacitance of 22 pF is placed on the circuit, the resulting input bias current is nearly 0 pA. Figure 45 can be used to extrapolate capacitor values for other sensor resistances. For this purpose, the total impedance seen by the input of the LMP2021/LMP2022 needs to be calculated based on Figure 45.
PAGE 19
LMP2021, LMP2022 www.ti.com SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 AV*IBIAS+*ZS - IBIAS−*ZF (1) Where AV is the closed loop gain of the system and IBIAS+ and IBIAS− denote the positive and negative bias current, respectively. It is common to show the average of these bias currents in product datasheets. If IBIAS+ and IBIAS− are not individually specified, use the IBIAS value provided in datasheet graphs or tables for this calculation.
PAGE 20
LMP2021, LMP2022 SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 www.ti.com CIN RON_SWITCH RIN VIN VOUT INPUT SWITCHES + VIN_DIFF COUT Figure 48. Sensor Impedance with Parallel Capacitance CIN in Figure 48 adds a zero to the low pass filter and hence eliminating the reduction in AVOL of the LMP2021/LMP2022. An alternative circuit to achieve this is shown in Figure 49. RIN VIN + CIN VIN_DIFF FEEDBACK NETWORK Figure 49.
PAGE 21
LMP2021, LMP2022 www.ti.com SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 The circuit in Figure 50 shows a signal path solution for a typical bridge sensor using the LMP2021/LMP2022. Bridge sensors are created by replacing at least one, and up to all four, of the resistors in a typical bridge with a sensor whose resistance varies in response to an external stimulus. Using four sensors has the advantage of increasing output dynamic range.
PAGE 22
LMP2021, LMP2022 SNOSAY9E – SEPTEMBER 2008 – REVISED MARGH 2013 www.ti.com REVISION HISTORY Changes from Revision D (March 2013) to Revision E • 22 Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 23
PACKAGE OPTION ADDENDUM www.ti.
PAGE 24
PACKAGE OPTION ADDENDUM www.ti.com (3) 11-Apr-2013 MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
PAGE 25
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant LMP2021MAX/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1 LMP2021MF/NOPB SOT-23 DBV 5 1000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 LMP2021MFE/NOPB SOT-23 DBV 5 250 178.0 8.4 3.2 3.2 1.4 4.0 8.
PAGE 26
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LMP2021MAX/NOPB SOIC D 8 2500 367.0 367.0 35.0 LMP2021MF/NOPB SOT-23 DBV 5 1000 210.0 185.0 35.0 LMP2021MFE/NOPB SOT-23 DBV 5 250 210.0 185.0 35.0 LMP2021MFX/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LMP2022MAX/NOPB SOIC D 8 2500 367.0 367.0 35.0 LMP2022MM/NOPB VSSOP DGK 8 1000 210.0 185.0 35.
PAGE 27
PAGE 28
PAGE 29
PAGE 30
PAGE 31
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.