Datasheet

Max Duty
Cycle Limit
OSC
DC
LIMIT
SET
+
+
-
+
PWM
Comp
RESET
FET
Driver
BUCK
DRIVE
+
-
Error
Amp
FB
Bandgap
Soft
Start
Thermal
Shutdown
TSD
SHDN
Inductor
Current
Measurement
CB
SW
GND
UVLO
Comp
BG
UVLO
Voltage
Regulator
V
IN
LMR14206
SNVS733D –OCTOBER 2011–REVISED APRIL 2013 www.ti.com
Block Diagram
6 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: LMR14206