Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Audio amplifier 1-channel (mono) Class AB TQFP 32 (7x7)

Low-cost

omnidirectional

microphones

Analog

Filter

EEPROM

LMV1089

Near-Field Voice

Loud Music

Traffic Noise

Crowd Noise

Announcements

Machine Noise

Near-Field Voice

Far-field noise, > 50 cm Up to 4 cm

Pure analog solution

provides superior

performance over DSP

solutions

Far field noise reduced

by up to 20 dB in properly

configured and calibrated

system

LMV1089

www.ti.com

SNAS441H –SEPTEMBER 2008–REVISED MAY 2010

LMV1089 Dual Input, Far Field Noise Suppression Microphone Amplifier with Automatic

Calibration Capability

Check for Samples: LMV1089

FEATURES

DESCRIPTION

The LMV1089 is a fully analog dual differential input,

• Low Power Consumption

differential output, microphone array amplifier

• Shutdown Function

designed to reduce background acoustic noise, while

• No Added Processing Delay

delivering superb speech clarity in voice

communication applications.

• Differential Inputs and Outputs

• Automatic Calibration

The LMV1089 preserves near-field voice signals

within 4cm of the microphones while rejecting far-field

• Adjustable 6 - 48dB Gain

acoustic noise greater than 50cm from the

• Excellent RF Immunity

microphones. Up to 20dB of far-field rejection is

• Space-Saving 36–Bump DSBGA Package

possible in a properly configured and calibrated

system.

APPLICATIONS

Part of the Powerwise™ family of energy efficient

• Headset and Boom Microphones

solutions, the LMV1089 consumes only 1.1mA of

supply current providing superior performance over

• Mobile Handsets and Two-Way Radios

DSP solutions consuming greater than ten times the

• Bluetooth and Other Powered Headsets

power.

• Hand-Held Voice Microphones

A quick calibration during the manufacturing test

• Equalized Stereo Microphone Preamplifier

process of the product containing the LMV1089

compensates the entire microphone system. This

KEY SPECIFICATIONS

calibration compensates for mismatch in microphone

gain and frequency response, as well as acoustical

• Far Field Noise Suppression

path variances. The LMV1089 stores the calibration

(Electrical), (f = 1kHz) 37 dB

coefficients in the on-chip EEPROM. The calibration

• Supply Voltage 2.7 to 5.5 V

is initiated by an I

C command or by a logic pin

control.

• Supply Current 1.1 mA (typ)

• Standby Current 0.7 µA (typ)

The dual microphone inputs and the processed signal

output are differential to provide excellent noise

• Signal-to-Noise Ratio (A-weighted) 65 dB (typ)

immunity. The microphones are biased with an

• Total Harmonic Distortion + Noise 0.1 % (typ)

internal low-noise bias supply.

• PSRR (217Hz) 96 dB (typ)

Figure 1.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (36 pages)

PAGE 1
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 LMV1089 Dual Input, Far Field Noise Suppression Microphone Amplifier with Automatic Calibration Capability Check for Samples: LMV1089 FEATURES DESCRIPTION • • • • • • • • The LMV1089 is a fully analog dual differential input, differential output, microphone array amplifier designed to reduce background acoustic noise, while delivering superb speech clarity in voice communication applications.
PAGE 2
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com Typical Application VDD Unprocessed Microphone Outputs 10 nF 1 PF M2_UNP M1_UNP VDD Mic Bias Auxiliary Control T7 REF Bias LPF+ ** 1.1 k: ** 1.1 k: * Mic2+ Mic2 OUT+ 470 nF Mic2- Diff SE Mic1+ Mic1 + Analog Noise Canceling Processor 470 nF Diff 470 nF Mic1- LPF- - Optimized Audio Ouput * SE OUT- 470 nF ** 1.1 k: Control bus ** 1.
PAGE 3
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 Connection Diagram A B C D E F 6 Mic Bias MIC1+ MIC1- REF EN CAL 5 MIC2+ M1_ UNP GND M2_ UNP LPF+ LPF- 4 MIC2- GND GA0 GA1 OUT+ OUT- 3 PE T5 GB0 GND NC VDD 2 TM NC NC NC GB1 I C VDD 1 NC NC NC ADR SCL SDA 2 Figure 3. 36–Bump DSBGA package Figure 4.
PAGE 4
LMV1089 24 MIC2+ NC T7 GB0 PE T5 GND NC www.ti.com MIC BIAS SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 17 25 16 NC MIC2- GND MIC1+ GA0 MIC1- ADR REF SCL M1_UNP GB1 M2_UNP CAL 32 SDA 9 8 VDD OUT+ GA1 OUT- GND LPF- LPF+ 1 I2CVDD EN Figure 5. 32 Lead LQFP package Figure 6.
PAGE 5
LMV1089 www.ti.
PAGE 6
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 OPERATING RATINGS www.ti.com (1) Supply Voltage 2.7V ≤ VDD ≤ 5.5V I2CVDD Supply Voltage (2) 1.7V ≤ I2CVDD ≤ 5.5V Temperature Range −40°C to 85°C TMIN ≤ TA ≤ TMAX −40°C ≤ TA ≤ +85°C (1) (2) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes.
PAGE 7
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 ELECTRICAL CHARACTERISTICS 3.3V (1) (continued) Unless otherwise specified, all limits specified for TJ = 25°C, VDD = 3.3V, VIN = 18mVP-P, f = 1kHz, EN = VDD, pass through mode (2), Pre Amp gain = 20dB, Post Amp gain = 6dB, RL = 100kΩ, and CL = 4.
PAGE 8
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com ELECTRICAL CHARACTERISTICS 5.0V(1) (continued) Unless otherwise specified, all limits specified for TJ = 25°C, VDD = 5V, VIN = 18mVP-P, EN = VDD, pass through mode(2), Pre Amp gain = 20dB, Post Amp gain = 6dB, RL = 100kΩ, and CL = 4.7pF. Symbol Parameter AMD Maximum Gain Matching Difference After Calibration TCAL Calibration Duration LMV1089 Conditions Typical (3) f = 300Hz f = 2kHz f = 3kHz Limit (4) 0.5 0.25 0.
PAGE 9
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 TEST METHODS LMV1089 Mic2+ Osc2 LPF 470 nF Mic2- OUT+ AC Voltmeter 470 nF Mic1+ Osc1 470 nF Mic1- OUT- 470 nF Figure 7. FFNSE, NFSLE, SNRIE Test Circuit FAR FIELD NOISE SUPPRESSION (FFNSE) For optimum noise suppression the far field noise should be in a broadside array configuration from the two microphones (see Figure 34). Which means the far field sound source is equidistance from the two microphones.
PAGE 10
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise specified, TJ = 25°C, VDD = 3.3V, Input Voltage = 18mVP-P, f =1 kHz, pass through mode (The voltage at I2CVDD must not exceed the voltage on VDD), Pre Amp gain = 20dB, Post Amp gain = 6dB, RL = 100kΩ, and CL = 4.7pF.
PAGE 11
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified, TJ = 25°C, VDD = 3.3V, Input Voltage = 18mVP-P, f =1 kHz, pass through mode (The voltage at I2CVDD must not exceed the voltage on VDD), Pre Amp gain = 20dB, Post Amp gain = 6dB, RL = 100kΩ, and CL = 4.7pF. THD+N vs Input Voltage, f = 1kHz Mic2 Pass Through Mode 100 100 10 10 THD+N (%) THD+N (%) THD+N vs Input Voltage, f = 1kHz Mic1 Pass Through Mode 1 0.
PAGE 12
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified, TJ = 25°C, VDD = 3.3V, Input Voltage = 18mVP-P, f =1 kHz, pass through mode (The voltage at I2CVDD must not exceed the voltage on VDD), Pre Amp gain = 20dB, Post Amp gain = 6dB, RL = 100kΩ, and CL = 4.7pF. Signal-to-Noise Ratio Electrical vs Frequency 35 30 SNRIE (dB) 25 20 15 10 5 0 100 300 1k 2k 4k 10k FREQUENCY (Hz) Figure 20.
PAGE 13
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 APPLICATION DATA INTRODUCTION The LMV1089 is a fully analog single chip solution to reduce the far field noise picked up by microphones in a communication system. A simplified block diagram is provided in Figure 21. Post Amp Gain (6-18 dB) Preamp Gain (6-36 dB) Mic1 OUT+ Analog Noise Cancelling Processor Optimized Audio Ouput OUT- Mic2 Figure 21.
PAGE 14
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com SHUTDOWN VIA I2C The LMV1089 offers an additional shutdown function by reprogramming an I2C register (see Table 5). The LMV1089 will only consume power in a mode where it can perform its normal functions. So at least one of the microphone amplifier circuits must be enabled ('1').
PAGE 15
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 Pre Amp Gain (6-36 dB) Post Amp Gain (6-18 dB) Gain (Max. 9 dB) OUT+ Analog Noise Cancelling Processor Mic1 or Mic2 Maximum AC Input Voltage <300 mVpp Maximum AC Input Voltage <1.4 Vpp Optimized Audio Ouput OUT- Maximum AC Intput Voltage <1.4 Vpp Maximum AC Output Voltage <2.8 Vpp Figure 22.
PAGE 16
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com Unprocessed Output Pins The LMV1089 provides two single ended output pins M1_UNP and M2_UNP. These pins provide the amplified output signal from the two differential microphone input amplifiers Mic1 and Mic2. When the application containing the LMV1089 is in a calibrated state the output level of the two microphone paths are matched. This makes these outputs suitable for stereo applications like video camera webcams and photo cameras.
PAGE 17
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 SDA SCL S P START condition STOP condition The master should issue STOP after no acknowledgment. Figure 24. I2C Start Stop Conditions TRANSFERRING DATA Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master.
PAGE 18
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com ack from slave ack from slave repeated start start MSB Chip Address LSB w ack MSB Register 0x00h LSB ack rs ack from slave data from slave ack from master MSB Chip Address LSB r ack MSB Data LSB ack stop SCL SDA start slave address = 00110102 w ack register address = 0x00h ack rs slave address = 00110102 r ack register 0x00h data ack stop Figure 27.
PAGE 19
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 Table 5. I2C Register Description Address Reg. Bits Description Default Microphone preamplifier gain from 6dB up to 36dB in 2dB steps. 0000 A [3:0] 0x01h 6dB 0001 8dB 0010 10dB 0011 12dB 0100 14dB 0101 16dB 0110 18dB 0111 20dB 1000 22dB 1001 24dB 1010 26dB 1011 28dB 1100 30dB 1101 32dB 1110 34dB 1111 36dB A [5:4] A4 = mute mic1 and A5 = mute mic2.
PAGE 20
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com Table 5. I2C Register Description (continued) Address Reg. Bits [3:0] 0x0Fh 20 O [7:4] Description Default Control the gain compensation between the two mics at 3kHz 0000 (0) 0.0dB 0001 (1) 0.5dB 0010 (2) 1.0dB 0011 (3) 1.5dB 0100 (4) 2.0dB 0101 (5) 2.5dB 0110 (6) 3.0dB 0111 (7) 3.0dB 1000 (8) 0dB 1001 (9) –0.5dB 1010 (A) –1.0dB 1011 (B) –1.5dB 1100 (C) –2.0dB 1110 (D) –2.5dB 1110 (E) –3.
PAGE 21
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 Table 5. I2C Register Description (continued) Address Reg. Bits [3:0] 0x10h P [7:4] [6:0] 0x11h Q 0x12h R Description Default Control compensation gain for left channel at ALL frequencies 0000 (0) –3.0dB 0001 (1) –3.0dB 0010 (2) –2.5dB 0011 (3) –2.0dB 0100 (4) –1.5dB 0101 (5) –1.0dB 0110 (6) –0.5dB 0111 (7) 0.0dB 1000 (8) 0.0dB 1001 (9) 0.5dB 1010 (A) 1.0dB 1011 (B) 1.5dB 1100 (C) 2.0dB 1101 (D) 2.
PAGE 22
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com The compensation or calibration technology is achieved via memory stored coefficients when the FFNS circuitry activates the calibration sequence. The purpose of the calibration sequence is to choose the optimized coefficients for the FFNS circuitry for the given microphones, spacing, and acoustical design of the product containing the LMV1089.
PAGE 23
LMV1089 www.ti.com • • • • • SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 Apply Audio stimulus (single tone 1kHz or three tone sequence as described in PERFORMING A THREE TONE CALIBRATION) Wait at least 790ms Remove Audio stimulus Write '0' into I2C to finish calibration Bring PE to a 'low' level (disable EEprom write) A tone may be applied prior to the rising of PE or setting the I2C calibration bit .
PAGE 24
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com PERFORMING A THREE TONE CALIBRATION In a system with two microphones in an enclosure there will always be a difference in the transfer function in both gain and frequency response between the two channels. The LMV1089 has the capability to perform an automatic calibration function to minimize these differences.
PAGE 25
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 AUTOMATIC CALIBRATION SETUP A calibration test setup consists of a test room (acoustical box) with a loudspeaker (acoustical source) driven with the test tone sequence from Figure 31. The test setup is shown in Figure 32. The distances between the source and microphone 1 and microphone 2 must be equal and the sound must travel without any obstacle from source to both microphones.
PAGE 26
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com SUPPLY CURRENT DURING CALIBRATION The calibration function performs two main tasks in a sequence. First the AC characteristics of the microphones are matched. Then in the second stage, if the PE pin is high, the on-chip EEPROM is programmed. During the first stage of this sequence the supply current on the LMV1089 will increase to about 2.5mA. During the writing of the EEPROM the supply current will rise for about 215 ms to about 30mA.
PAGE 27
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 OPTIMIZED SPEECH LMV1089 1.5 ~ 2.5 cm CORRECT NEAR SPEECH Figure 34. Endfire Array (CORRECT) Low-Pass Filter At The Output At the output of the LMV1089 there is a provision to create a 1st order low-pass filter (only enabled in 'Noise Cancelling' mode). This low-pass filter can be used to compensate for the change in frequency response that results from the noise cancellation process.
PAGE 28
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com Measurement Setup Because of the nature of the calibration system it is not possible to predict the absolute gain in the two microphone channels of the Far Field Noise Cancelling System. This is because, after the calibration function has been operated, the noise cancelling circuit will compensate for the difference in gain between the microphones.
PAGE 29
LMV1089 www.ti.com SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 LMV1089 Mic2+ short LPF 470 nF Mic2- OUT+ A-WEIGHTED FILTER AC Voltmeter 470 nF Mic1+ short 470 nF Mic1- OUT- 470 nF Figure 36. Noise Measurement Setup For the signal to noise ratio (SNR) the signal level at the output is measured with a 1kHz input signal of 18mVP-P using an A-weighted filter.
PAGE 30
LMV1089 SNAS441H – SEPTEMBER 2008 – REVISED MAY 2010 www.ti.com REVISION HISTORY 30 Rev Date 1.0 09/24/08 Initial release. 1.01 09/30/08 Text edits. 1.02 10/14/08 Text edits. 1.03 10/24/08 Text edits. 1.04 10/28/08 Added the LMV1089VY package . 1.05 12/11/08 Text edits. 1.06 12/17/08 Text edits. 1.07 01/13/09 Edited graphic 30047227 (32–Lead LQFP package). 1.08 02/23/09 Text edits. 1.09 02/27/09 Deleted the “Clarisuond” label from the Typical Application ckt. diagram. 1.
PAGE 31
PACKAGE OPTION ADDENDUM www.ti.
PAGE 32
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) LMV1089RL/NOPB DSBGA YPG 36 250 178.0 12.4 LMV1089VYX/NOPB LQFP NEY 32 1000 330.0 16.4 Pack Materials-Page 1 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 3.63 3.63 0.76 8.0 12.0 Q1 9.3 9.3 2.2 12.0 16.
PAGE 33
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LMV1089RL/NOPB DSBGA YPG LMV1089VYX/NOPB LQFP NEY 36 250 210.0 185.0 35.0 32 1000 367.0 367.0 38.
PAGE 34
MECHANICAL DATA NEY0032A VF0032A TYPICAL VBE32A (Rev F) www.ti.
PAGE 35
MECHANICAL DATA YPG0036xxx D 0.650±0.075 E RLA36XXX (Rev A) D: Max = 3.494 mm, Min =3.434 mm E: Max = 3.494 mm, Min =3.434 mm 4214895/A NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice. www.ti.
PAGE 36
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.