Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - LDO voltage regulator Positive, fixed SOIC 8

LP2987, LP2988

www.ti.com

SNVS004J –MARCH 1999–REVISED APRIL 2013

LP2987/LP2988 Micropower, 200 mA Ultra Low-Dropout Voltage Regulator with

Programmable Power-On Reset Delay; Low Noise Version Available (LP2988)

Check for Samples: LP2987, LP2988

FEATURES

DESCRIPTION

The LP2987/8 are fixed-output 200 mA precision LDO

• Ultra Low Dropout Voltage

voltage regulators with power-ON reset delay which

• Power-ON Reset Delay Requires Only One

can be implemented using a single external capacitor.

Component

The LP2988 is specifically designed for noise-critical

• Bypass Pin for Reduced Output Noise

applications. A single external capacitor connected to

(LP2988)

the Bypass pin reduces regulator output noise.

• Specified Continuous Output Current 200 mA

Using an optimized VIP (Vertically Integrated PNP)

• Specified Peak Output Current > 250 mA

process, these regulators deliver superior

• SOIC-8 and VSSOP-8 Surface Mount Packages

performance:

• <2 μA Quiescent Current when Shutdown

Dropout Voltage: 180 mV @ 200 mA load, and 1

• Low Ground Pin Current at All Loads

mV @ 1 mA load (typical).

• 0.5% Output Voltage Accuracy (“A” Grade)

Ground Pin Current: 1 mA @ 200 mA load, and 200

μA @ 10 mA load (typical).

• Wide Supply Voltage Range (16V Max)

• Overtemperature/overcurrent Protection

Sleep Mode: The LP2987/8 draws less than 2 μA

quiescent current when shutdown pin is held low.

• −40°C to +125°C Junction Temperature Range

Error Flag/Reset: The error flag goes low when the

APPLICATIONS

output drops approximately 5% below nominal. This

pin also provides a power-ON reset signal if a

• Cellular Phone

capacitor is connected to the DELAY pin.

• Palmtop/Laptop Computer

Precision Output: Standard product versions of the

• Camcorder, Personal Stereo, Camera

LP2987 and LP2988 are available with output

voltages of 5.0V, 3.8V, 3.3V, 3.2V, 3.0V, or 2.8V, with

specified accuracy of 0.5% (“A” grade) and 1%

(standard grade) at room temperature.

Block Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (30 pages)

PAGE 1
LP2987, LP2988 www.ti.com SNVS004J – MARCH 1999 – REVISED APRIL 2013 LP2987/LP2988 Micropower, 200 mA Ultra Low-Dropout Voltage Regulator with Programmable Power-On Reset Delay; Low Noise Version Available (LP2988) Check for Samples: LP2987, LP2988 FEATURES DESCRIPTION • • The LP2987/8 are fixed-output 200 mA precision LDO voltage regulators with power-ON reset delay which can be implemented using a single external capacitor.
PAGE 2
LP2987, LP2988 SNVS004J – MARCH 1999 – REVISED APRIL 2013 www.ti.com Connection Diagram (LP2987) Figure 1. Top View SOIC-8/VSSOP-8 Package Surface Mount Packages See Package Drawing Number D0008A/DGK0008A 8 DELAY 2 7 ERROR GROUND 3 6 SENSE INPUT 4 5 OUTPUT GROUND 1 N/C SHUTDOWN Figure 2. Top View 8-Lead WSON Surface Mount Package See Package Drawing Number NGN0008A Connection Diagram (LP2988) Figure 3.
PAGE 3
LP2987, LP2988 www.ti.com SNVS004J – MARCH 1999 – REVISED APRIL 2013 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
PAGE 4
LP2987, LP2988 SNVS004J – MARCH 1999 – REVISED APRIL 2013 www.ti.com ELECTRICAL CHARACTERISTICS (continued) Limits in standard typeface are for TJ = 25°C, and limits in boldface type apply over the full operating temperature range. Unless otherwise specified: VIN = VO(NOM) + 1V, IL = 1 mA, COUT = 4.7 µF, CIN = 2.2 µF, VS/D = 2V. Symbol VIN–VO Parameter Dropout Voltage (2) Conditions Typical IL = 100 µA 180 IL = 100 µA 100 IL = 75 mA 500 IL = 200 mA (1) Max LM2987/8I-X.X Min 2.
PAGE 5
LP2987, LP2988 www.ti.com SNVS004J – MARCH 1999 – REVISED APRIL 2013 ELECTRICAL CHARACTERISTICS (continued) Limits in standard typeface are for TJ = 25°C, and limits in boldface type apply over the full operating temperature range. Unless otherwise specified: VIN = VO(NOM) + 1V, IL = 1 mA, COUT = 4.7 µF, CIN = 2.2 µF, VS/D = 2V. Symbol Parameter Conditions Typical LM2987/8AI-X.X Min Max (1) LM2987/8I-X.
PAGE 6
LP2987, LP2988 SNVS004J – MARCH 1999 – REVISED APRIL 2013 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA. 6 VOUT vs Temperature Dropout Voltage vs Temperature Figure 5. Figure 6. Dropout Voltage vs Load Current Dropout Characteristics Figure 7. Figure 8. Ground Pin Current vs Temperature and Load Ground Pin Current vs Load Current Figure 9. Figure 10.
PAGE 7
LP2987, LP2988 www.ti.com SNVS004J – MARCH 1999 – REVISED APRIL 2013 TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA. Input Current vs VIN Input Current vs VIN Figure 11. Figure 12. Load Transient Response Load Transient Response Figure 13. Figure 14. Line Transient Response Line Transient Response Figure 15. Figure 16.
PAGE 8
LP2987, LP2988 SNVS004J – MARCH 1999 – REVISED APRIL 2013 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA. 8 Turn-On Waveform Turn-On Waveform Figure 17. Figure 18. Short Circuit Current Short Circuit Current Figure 19. Figure 20. Short Circuit Current vs Output Voltage Instantaneous Short Circuit Current vs Temperature Figure 21. Figure 22.
PAGE 9
LP2987, LP2988 www.ti.com SNVS004J – MARCH 1999 – REVISED APRIL 2013 TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA. DC Load Regulation Shutdown Pin Current vs Shutdown Pin Voltage Figure 23. Figure 24. Shutdown Voltage vs Temperature Input to Output Leakage vs Temperature Figure 25. Figure 26. Delay Pin Current vs VIN Delay Pin Current vs Delay Pin Voltage Figure 27.
PAGE 10
LP2987, LP2988 SNVS004J – MARCH 1999 – REVISED APRIL 2013 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA. 10 Delay Sink Current vs Temperature Delay Sink Current vs Temperature Figure 29. Figure 30. Output Impedance vs Frequency Output Impedance vs Frequency Figure 31. Figure 32. Ripple Rejection (LP2987) Ripple Rejection (LP2988) Figure 33. Figure 34.
PAGE 11
LP2987, LP2988 www.ti.com SNVS004J – MARCH 1999 – REVISED APRIL 2013 TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA. Output Noise Density (LP2987) Output Noise Voltage (LP2988) Figure 35. Figure 36. Output Noise Density (LP2988) Output Noise Density (LP2988) Figure 37. Figure 38. Turn-On Time (LP2988) Turn-On Time (LP2988) Figure 39. Figure 40.
PAGE 12
LP2987, LP2988 SNVS004J – MARCH 1999 – REVISED APRIL 2013 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified: TA = 25°C, COUT = 4.7 µF, CIN = 2.2 µF, S/D is tied to VIN, VIN = VO(NOM) + 1V, IL = 1 mA. Turn-On Time (LP2988) Figure 41.
PAGE 13
LP2987, LP2988 www.ti.com SNVS004J – MARCH 1999 – REVISED APRIL 2013 BASIC APPLICATION CIRCUITS Figure 42. *Capacitance value shown is minimum required to assure stability, but may be increased without limit. Larger output capacitor provides improved dynamic response. **Shutdown must be actively terminated (see APPLICATION HINTS). Tie to INPUT (pin 4) if not used. Figure 43.
PAGE 14
LP2987, LP2988 SNVS004J – MARCH 1999 – REVISED APRIL 2013 www.ti.com APPLICATION HINTS WSON Package Devices The LP2987/LP2988 is offered in the 8 lead WSON surface mount package to allow for increased power dissipation compared to the SOIC-8 and the VSSOP-8. For details on thermal performance as well as mounting and soldering specifications, refer to Application Note AN-1187 (literature number SNOA401).
PAGE 15
LP2987, LP2988 www.ti.com SNVS004J – MARCH 1999 – REVISED APRIL 2013 CAPACITOR CHARACTERISTICS TANTALUM: A solid tantalum capacitor is the best choice for the output capacitor on the LM2987/8. Available from many sources, their typical ESR is very close to the ideal value required on the output of many LDO regulators. Tantalums also have good temperature stability: a 4.7 µF was tested and showed only a 10% decline in capacitance as the temperature was decreased from +125°C to −40°C.
PAGE 16
LP2987, LP2988 SNVS004J – MARCH 1999 – REVISED APRIL 2013 www.ti.com Figure 47. Plot of CDLY vs TDELAY DETAILS OF ERR/RESET CIRCUIT OPERATION: (Refer to LP2987/8 Equivalent Circuit). Figure 48. LP2987/8 Equivalent Circuit The output of comparator U2 is the ERR/RESET flag. Since it is an open-collector output, it requires the use of a pull-up resistor (RP). The 1.23V reference is tied to the inverting input of U2, which means that its output is controlled by the voltage applied to the non-inverting input.
PAGE 17
LP2987, LP2988 www.ti.com SNVS004J – MARCH 1999 – REVISED APRIL 2013 Power-ON reset delay occurs when a capacitor (shown as CDLY) is connected to the Delay pin. At turn-ON, this capacitor is initially fully discharged (which means the voltage at the Delay pin is 0V). The output of U1 keeps CDLY fully discharged (by sinking the 2.2 µA from the current source) until the regulator output voltage comes up to within about 5% of nominal. At this point, U1's output stops sinking current and the 2.
PAGE 18
LP2987, LP2988 SNVS004J – MARCH 1999 – REVISED APRIL 2013 www.ti.com BYPASS CAPACITOR (LP2988) The capacitor connected to the Bypass pin must have very low leakage. The current flowing out of the Bypass pin comes from the Bandgap reference, which is used to set the output voltage. Since the Bandgap circuit has only a few microamps flowing in it, loading effects due to leakage current will cause a change in the regulated output voltage.
PAGE 19
LP2987, LP2988 www.ti.com SNVS004J – MARCH 1999 – REVISED APRIL 2013 REVISION HISTORY Changes from Revision I (April 2013) to Revision J • Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 20
PACKAGE OPTION ADDENDUM www.ti.com 1-Nov-2013 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) LP2987AILD-3.0/NOPB ACTIVE WSON NGN 8 1000 Green (RoHS & no Sb/Br) SN Level-3-260C-168 HR -40 to 125 L007A LP2987AILD-5.0/NOPB ACTIVE WSON NGN 8 1000 Green (RoHS & no Sb/Br) SN Level-3-260C-168 HR -40 to 125 L009A LP2987AILDX-5.
PAGE 21
PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 1-Nov-2013 Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) LP2988AIM-5.0 NRND SOIC D 8 95 TBD Call TI Call TI -40 to 125 2988A IM5.0 LP2988AIM-5.0/NOPB ACTIVE SOIC D 8 95 Green (RoHS & no Sb/Br) SN | CU SN Level-1-260C-UNLIM -40 to 125 2988A IM5.0 LP2988AIMM-2.
PAGE 22
PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 1-Nov-2013 Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) LP2988IMMX-3.0/NOPB ACTIVE VSSOP DGK 8 3500 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 L49B LP2988IMMX-3.3/NOPB ACTIVE VSSOP DGK 8 3500 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 L50B LP2988IMMX-5.
PAGE 23
PACKAGE OPTION ADDENDUM www.ti.com 1-Nov-2013 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties.
PAGE 24
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant LP2987AILD-3.0/NOPB WSON NGN 8 1000 178.0 12.4 4.3 4.3 1.3 8.0 12.0 Q1 LP2987AILD-5.0/NOPB WSON NGN 8 1000 178.0 12.4 4.3 4.3 1.3 8.0 12.0 Q1 LP2987AILDX-5.0/NOPB WSON NGN 8 4500 330.0 12.4 4.3 4.3 1.3 8.0 12.
PAGE 25
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant LP2988AIMMX-3.3/NOPB VSSOP DGK 8 3500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 LP2988AIMMX-5.0/NOPB VSSOP DGK 8 3500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 LP2988AIMX-3.3/NOPB SOIC D 8 2500 330.0 12.4 6.5 5.4 2.0 8.0 12.0 Q1 LP2988ILD-3.8/NOPB WSON NGN 8 1000 178.0 12.4 4.3 4.
PAGE 26
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LP2987AILD-5.0/NOPB WSON NGN 8 1000 213.0 191.0 55.0 LP2987AILDX-5.0/NOPB WSON NGN 8 4500 367.0 367.0 35.0 LP2987AIMM-5.0/NOPB VSSOP DGK 8 1000 210.0 185.0 35.0 LP2987AIMMX-5.0/NOPB VSSOP DGK 8 3500 367.0 367.0 35.0 LP2987AIMX-5.0/NOPB SOIC D 8 2500 367.0 367.0 35.0 LP2987ILD-3.3/NOPB WSON NGN 8 1000 213.0 191.0 55.
PAGE 27
PAGE 28
MECHANICAL DATA NGN0008A LDC08A (Rev B) www.ti.
PAGE 29
PAGE 30
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.