Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - LDO voltage regulator Positivbe, adjustable WSON 6 (3x3)

LP38692

-ADJ

OUT

GND

1 PF *

OUT

ADJ

LP38690

-ADJ

OUT

GND

1 PF *

OUT

ADJ

LP38690-ADJ, LP38692-ADJ

www.ti.com

SNVS323H –DECEMBER 2004–REVISED APRIL 2013

LP38690-ADJ

LP38692-ADJ 1A Low Dropout CMOS Linear Regulators with Adjustable Output

Stable with Ceramic Output Capacitors

Check for Samples: LP38690-ADJ, LP38692-ADJ

FEATURES

DESCRIPTION

The LP38690/2-ADJ low dropout CMOS linear

• Output Voltage Range of 1.25V - 9V

regulators provide 2.5% precision reference voltage,

• 2.5% Adjust Pin Voltage Accuracy (25°C)

extremely low dropout voltage (450mV @ 1A load

• Low Dropout Voltage: 450mV @ 1A (typ, 5V

current, V

OUT

= 5V) and excellent AC performance

out)

utilizing ultra low ESR ceramic output capacitors.

• Wide Input Voltage Range (2.7V to 10V)

The low thermal resistance of the WSON and SOT-

223 packages allow the full operating current to be

• Precision (Trimmed) Bandgap Reference

used even in high ambient temperature

• Ensured Specs for -40°C to +125°C

environments.

• 1µA Off-State Quiescent Current

The use of a PMOS power transistor means that no

• Thermal Overload Protection

DC base drive current is required to bias it allowing

• Foldback Current Limiting

ground pin current to remain below 100 µA

regardless of load current, input voltage, or operating

• SOT-223 and 6-Lead WSON Packages

temperature.

• Enable Pin (LP38692-ADJ)

Dropout Voltage: 450 mV (typ) @ 1A (typ. 5V out).

APPLICATIONS

Ground Pin Current: 55 µA (typ) at full load.

• Hard Disk Drives

Adjust Pin Voltage: 2.5% (25°C) accuracy.

• Notebook Computers

• Battery Powered Devices

• Portable Instrumentation

Typical Application Circuits

OUT

= V

ADJ

x (1 + R1/R2)

*Minimum value required for stability.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (22 pages)

PAGE 1
LP38690-ADJ, LP38692-ADJ www.ti.com SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 LP38690-ADJ LP38692-ADJ 1A Low Dropout CMOS Linear Regulators with Adjustable Output Stable with Ceramic Output Capacitors Check for Samples: LP38690-ADJ, LP38692-ADJ FEATURES DESCRIPTION • • • The LP38690/2-ADJ low dropout CMOS linear regulators provide 2.
PAGE 2
LP38690-ADJ, LP38692-ADJ SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com Connection Diagrams VEN 1 ADJ 2 5 GND VOUT 3 VIN 4 Figure 1. SOT-223 (LP38692MP-ADJ) – Top View See Package Number NDC0005A VIN 1 GND 2 N/C 3 Exposed Pad on Bottom (DAP) 6 VIN 5 VOUT 4 ADJ Figure 2. 6-Lead WSON (LP38690SD-ADJ) – Top View See Package Number NGG0006A VIN 1 GND 2 VEN 3 Exposed Pad on Bottom (DAP) 6 VIN 5 VOUT 4 ADJ Figure 3.
PAGE 3
LP38690-ADJ, LP38692-ADJ www.ti.com SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 ABSOLUTE MAXIMUM RATINGS (1) (2) −65°C to +150°C Storage Temperature Range Lead Temp. (Soldering, 5 seconds) 260°C ESD Rating (3) 2 kV Power Dissipation (4) Internally Limited V(max) All pins (with respect to GND) -0.3V to 12V IOUT (5) Internally Limited Junction Temperature −40°C to +150°C (1) (2) (3) (4) (5) Absolute maximum ratings indicate limits beyond which damage to the component may occur.
PAGE 4
LP38690-ADJ, LP38692-ADJ SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com ELECTRICAL CHARACTERISTICS Limits in standard typeface are for TJ = 25°C, and limits in boldface type apply over the full operating temperature range. Unless otherwise specified: VIN = VOUT + 1V, CIN = COUT = 10 µF, ILOAD = 10mA. Min/Max limits are specified through testing, statistical correlation, or design. Symbol Min Typ (1) Max VIN = 2.7V 1.219 1.25 1.281 1.187 1.25 1.
PAGE 5
LP38690-ADJ, LP38692-ADJ www.ti.com SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 BLOCK DIAGRAMS VIN P-FET N/C + ENABLE LOGIC P-FET MOSFET DRIVER FOLDBACK CURRENT LIMITING THERMAL SHUTDOWN VOUT 1.25V REFERENCE ADJ GND Figure 4. LP38690-ADJ Functional Diagram (WSON) VIN P-FET VEN + ENABLE LOGIC MOSFET DRIVER P-FET FOLDBACK CURRENT LIMITING THERMAL SHUTDOWN VOUT 1.25V REFERENCE ADJ GND Figure 5.
PAGE 6
LP38690-ADJ, LP38692-ADJ SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise specified: TJ = 25°C, CIN = COUT = 10 µF, enable pin is tied to VIN (LP38692-ADJ only), VO = 1.25V, VIN = 2.7V, IL = 10mA. Noise vs Frequency Noise vs Frequency 1.0 1.2 COUT = 10 PF COUT = 1 PF 0.8 Hz) Hz) 1.0 0.6 NOISE (PV/ NOISE/ (PV 0.8 0.6 0.4 0.4 0.2 0.2 0.0 0.0 10 100 1k 10k 100k 10 100 FREQUENCY (Hz) Figure 6.
PAGE 7
LP38690-ADJ, LP38692-ADJ www.ti.com SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified: TJ = 25°C, CIN = COUT = 10 µF, enable pin is tied to VIN (LP38692-ADJ only), VO = 1.25V, VIN = 2.7V, IL = 10mA. VADJ vs Temperature Line Transient Response 0.4 VOUT = 1.25V COUT = 100 PF 20 % DEVIATION 0 -0.2 -0.4 10 VOUT 0 -10 -20 4 VIN -0.6 3 2 -0.8 -1 -50 VIN (V) 'VOUT (mV) 0.
PAGE 8
LP38690-ADJ, LP38692-ADJ SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified: TJ = 25°C, CIN = COUT = 10 µF, enable pin is tied to VIN (LP38692-ADJ only), VO = 1.25V, VIN = 2.7V, IL = 10mA. Line Transient Response Load Transient Response 100 VOUT = 3.3V 'VOUT (mV) 100 50 VOUT 0 -50 50 VOUT 0 COUT = 100 PF -50 -100 -100 1 ILOAD 4 VIN (V) 5 VIN 0.
PAGE 9
LP38690-ADJ, LP38692-ADJ www.ti.com SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified: TJ = 25°C, CIN = COUT = 10 µF, enable pin is tied to VIN (LP38692-ADJ only), VO = 1.25V, VIN = 2.7V, IL = 10mA. VOUT vs VIN , VOUT = 1.25V VOUT vs VIN , VOUT = 1.80V Figure 24. Figure 25. VOUT vs VIN (Power-Up) VOUT vs VEN, ON (LP38692 Only) Figure 26. Figure 27. VOUT vs VEN, OFF (LP38692 Only) Minimum VIN vs IOUT 3.4 3.
PAGE 10
LP38690-ADJ, LP38692-ADJ SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified: TJ = 25°C, CIN = COUT = 10 µF, enable pin is tied to VIN (LP38692-ADJ only), VO = 1.25V, VIN = 2.7V, IL = 10mA. Dropout Voltage vs IOUT Enable Voltage vs Temperature 2.3 1600 VOUT = 1.8V 1400 1.9 1200 1.7 125°C 1000 VEN (V) VDROPOUT (mV) VIN = 10V 2.1 800 600 25°C -40°C 1.3 1.1 400 0.9 200 0.7 200 400 600 800 VIN = 4V 0.
PAGE 11
LP38690-ADJ, LP38692-ADJ www.ti.com SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 APPLICATION HINTS EXTERNAL CAPACITORS Like any low-dropout regulator, external capacitors are required to assure stability. These capacitors must be correctly selected for proper performance. INPUT CAPACITOR: An input capacitor of at least 1µF is required (ceramic recommended). The capacitor must be located not more than one centimeter from the input pin and returned to a clean analog ground.
PAGE 12
LP38690-ADJ, LP38692-ADJ SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com Z5U and Y5V dielectric ceramics have capacitance that drops severely with applied voltage. A typical Z5U or Y5V capacitor can lose 60% of its rated capacitance with half of the rated voltage applied to it. The Z5U and Y5V also exhibit a severe temperature effect, losing more than 50% of nominal capacitance at high and low limits of the temperature range.
PAGE 13
LP38690-ADJ, LP38692-ADJ www.ti.com SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 WSON MOUNTING The NGG0006A (No Pullback) 6-Lead WSON package requires specific mounting techniques which are detailed in the TI AN-1187 Application Report. Referring to the section PCB Design Recommendations (Page 5), it should be noted that the pad style which should be used with the WSON package is the NSMD (non-solder mask defined) type. Additionally, it is recommended the PCB terminal pads to be 0.
PAGE 14
LP38690-ADJ, LP38692-ADJ SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com OUTPUT NOISE Noise is specified in two ways- Spot Noise or Output Noise density is the RMS sum of all noise sources, measured at the regulator output, at a specific frequency (measured with a 1Hz bandwidth). This type of noise is usually plotted on a curve as a function of frequency. Total Output Noise or Broad-Band Noise is the RMS sum of spot noise over a specified bandwidth, usually several decades of frequencies.
PAGE 15
LP38690-ADJ, LP38692-ADJ www.ti.com SNVS323H – DECEMBER 2004 – REVISED APRIL 2013 REVISION HISTORY Changes from Revision G (April 2013) to Revision H • Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 16
PACKAGE OPTION ADDENDUM www.ti.
PAGE 17
PACKAGE OPTION ADDENDUM www.ti.com 5-Apr-2014 (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line.
PAGE 18
PACKAGE MATERIALS INFORMATION www.ti.com 15-Apr-2014 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant LP38690SD-ADJ WSON NGG 6 1000 178.0 12.4 3.3 3.3 1.0 8.0 12.0 Q1 LP38690SD-ADJ/NOPB WSON NGG 6 1000 180.0 12.4 3.3 3.3 1.0 8.0 12.0 Q1 LP38690SDX-ADJ/NOPB WSON NGG 6 4500 330.0 12.4 3.3 3.3 1.0 8.0 12.
PAGE 19
PACKAGE MATERIALS INFORMATION www.ti.com 15-Apr-2014 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LP38690SD-ADJ WSON NGG 6 1000 210.0 185.0 35.0 LP38690SD-ADJ/NOPB WSON NGG 6 1000 203.0 203.0 35.0 LP38690SDX-ADJ/NOPB WSON NGG 6 4500 346.0 346.0 35.0 LP38692MP-ADJ SOT-223 NDC 5 1000 367.0 367.0 35.0 LP38692MP-ADJ/NOPB SOT-223 NDC 5 1000 367.0 367.0 35.
PAGE 20
MECHANICAL DATA NDC0005A www.ti.
PAGE 21
MECHANICAL DATA NGG0006A SDE06A (Rev A) www.ti.
PAGE 22
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.