Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - LDO voltage regulator Positive, fixed TO 220 5

OUT

S/D

0.1 PF

10 PF

Ceramic

OUT

S/D

GND

BIAS

LP38842

BIAS

5V ± 10%

GND

4.7 PF*

LP38842

www.ti.com

SNVS291C –DECEMBER 2004–REVISED APRIL 2013

LP38842 1.5A Ultra Low Dropout Linear Regulators

Stable with Ceramic Output Capacitors

Check for Samples: LP38842

FEATURES

DESCRIPTION

The LP38842 is a high current, fast response

• Ideal for Conversion from 1.8V or 1.5V Inputs

regulator which can maintain output voltage

• Designed for use with low ESR Ceramic

regulation with minimum input to output voltage drop.

Capacitors

Fabricated on a CMOS process, the device operates

• 0.8V, 1.2V and 1.5V Standard Voltages

from two input voltages: Vbias provides voltage to

drive the gate of the N-MOS power transistor, while

Available

Vin is the input voltage which supplies power to the

• Ultra Low Dropout Voltage (115mV at 1.5A typ)

load. The use of an external bias rail allows the part

• 1.5% Initial Output Accuracy

to operate from ultra low Vin voltages. Unlike bipolar

• Load Regulation of 0.1%/A (typical)

regulators, the CMOS architecture consumes

extremely low quiescent current at any output load

• 30nA Quiescent Current in Shutdown (typical)

current. The use of an N-MOS power transistor

• Low Ground Pin Current at all Loads

results in wide bandwidth, yet minimum external

• Over Temperature/Over Current Protection

capacitance is required to maintain loop stability.

• Available in 5 Lead TO-220 and DDPAK/TO-263

The fast transient response of these devices makes

Packages

them suitable for use in powering DSP,

Microcontroller Core voltages and Switch Mode

• −40°C to +125°C Junction Temperature Range

Power Supply post regulators. The parts are available

in TO-220 and DDPAK/TO-263 packages.

APPLICATIONS

Dropout Voltage: 115 mV (typ) at 1.5A load current.

• ASIC Power Supplies In:

– Desktops, Notebooks, and Graphics Cards,

Quiescent Current: 30 mA (typ) at full load.

Servers

Shutdown Current: 30 nA (typ) when S/D pin is low.

– Gaming Set Top Boxes, Printers and

Precision Output Voltage: 1.5% room temperature

Copiers

accuracy.

• Server Core and I/O Supplies

• DSP and FPGA Power Supplies

• SMPS Post-Regulator

TYPICAL APPLICATION CIRCUIT

* Minimum value required if Tantalum capacitor is used (see Application Hints).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (17 pages)

PAGE 1
LP38842 www.ti.com SNVS291C – DECEMBER 2004 – REVISED APRIL 2013 LP38842 1.5A Ultra Low Dropout Linear Regulators Stable with Ceramic Output Capacitors Check for Samples: LP38842 FEATURES DESCRIPTION • • The LP38842 is a high current, fast response regulator which can maintain output voltage regulation with minimum input to output voltage drop.
PAGE 2
LP38842 SNVS291C – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. CONNECTION DIAGRAM Figure 1. TO-220, Top View Figure 2.
PAGE 3
LP38842 www.ti.com SNVS291C – DECEMBER 2004 – REVISED APRIL 2013 ABSOLUTE MAXIMUM RATINGS (1) (2) −65°C to +150°C Storage Temperature Range Lead Temp. (Soldering, 5 seconds) ESD Rating Human Body Model Machine Model (4) Power Dissipation 260°C (3) 2 kV 200V (5) Internally Limited VIN Supply Voltage (Survival) −0.3V to +6V VBIAS Supply Voltage (Survival) −0.3V to +7V Shutdown Input Voltage (Survival) −0.3V to +7V IOUT (Survival) Internally Limited −0.
PAGE 4
LP38842 SNVS291C – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com ELECTRICAL CHARACTERISTICS Limits in standard typeface are for TJ = 25°C, and limits in boldface type apply over the full operating temperature range. Unless otherwise specified: VIN = VO(NOM) + 1V, VBIAS = 4.5V, IL = 10 mA, CIN = 10 µF CER, COUT = 22 µF CER, CBIAS = 1 µF CER, VS/D = VBIAS. Min/Max limits are specified through testing, statistical correlation, or design.
PAGE 5
LP38842 www.ti.com SNVS291C – DECEMBER 2004 – REVISED APRIL 2013 TYPICAL PERFORMANCE CHARACTERISTICS Unless otherwise specified: TJ = 25°C, CIN = 10 µF CER, COUT = 22 µF CER, CBIAS = 1 µF CER, S/D Pin is tied to VBIAS, VOUT = 1.2V, IL = 10mA, VBIAS = 5V, VIN = VOUT + 1V. Load Transient Response ILOAD (A) VBIAS (V) VBIAS Transient Response VBIAS 6 5 ILOAD 2 1 0 0 IL = 10 mA -10 'VOUT (mV) 10 VOUT 'VOUT (mV) 4 VOUT = 1.2V 50 VOUT 0 VOUT = 0.8V -50 VIN = 1.
PAGE 6
LP38842 SNVS291C – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com TYPICAL PERFORMANCE CHARACTERISTICS (continued) Unless otherwise specified: TJ = 25°C, CIN = 10 µF CER, COUT = 22 µF CER, CBIAS = 1 µF CER, S/D Pin is tied to VBIAS, VOUT = 1.2V, IL = 10mA, VBIAS = 5V, VIN = VOUT + 1V. VBIAS PSRR 100 90 80 VIN PSRR 80 COUT = 4.7 PF Tantalum CBIAS = 1 PF Tantalum IL = 0 VOUT = 1.
PAGE 7
LP38842 www.ti.com SNVS291C – DECEMBER 2004 – REVISED APRIL 2013 Application Hints EXTERNAL CAPACITORS To assure regulator stability, input and output capacitors are required as shown in the TYPICAL APPLICATION CIRCUIT. OUTPUT CAPACITOR An output capacitor is required on the LP3884X devices for loop stability. The minimum value of capacitance necessary depends on type of capacitor: if a solid Tantalum capacitor is used, the part is stable with capacitor values as low as 4.7µF.
PAGE 8
LP38842 SNVS291C – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com The maximum allowable temperature rise (TRmax) depends on the maximum ambient temperature (TAmax) of the application, and the maximum allowable junction temperature (TJmax): TRmax = TJmax− TAmax (2) The maximum allowable value for junction to ambient Thermal Resistance, θJA, can be calculated using the formula: θJA = TRmax / PD (3) These parts are available in TO-220 and DDPAK/TO-263 packages.
PAGE 9
LP38842 www.ti.com SNVS291C – DECEMBER 2004 – REVISED APRIL 2013 Figure 13.
PAGE 10
LP38842 SNVS291C – DECEMBER 2004 – REVISED APRIL 2013 www.ti.com REVISION HISTORY Changes from Revision B (April 2013) to Revision C • 10 Page Changed layout of National Data Sheet to TI format ............................................................................................................
PAGE 11
PACKAGE OPTION ADDENDUM www.ti.com 7-Oct-2013 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish (2) MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) LP38842S-0.8/NOPB ACTIVE DDPAK/ TO-263 KTT 5 45 Pb-Free (RoHS Exempt) CU SN Level-3-245C-168 HR -40 to 125 LP38842S -0.8 LP38842S-1.2/NOPB ACTIVE DDPAK/ TO-263 KTT 5 45 Pb-Free (RoHS Exempt) CU SN Level-3-245C-168 HR -40 to 125 LP38842S -1.
PAGE 12
PACKAGE OPTION ADDENDUM www.ti.com 7-Oct-2013 (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device.
PAGE 13
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant LP38842SX-0.8/NOPB DDPAK/ TO-263 KTT 5 500 330.0 24.4 10.75 14.85 5.0 16.0 24.0 Q2 LP38842SX-1.2/NOPB DDPAK/ TO-263 KTT 5 500 330.0 24.4 10.75 14.85 5.0 16.0 24.0 Q2 LP38842SX-1.5/NOPB DDPAK/ TO-263 KTT 5 500 330.0 24.4 10.
PAGE 14
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LP38842SX-0.8/NOPB DDPAK/TO-263 KTT 5 500 367.0 367.0 45.0 LP38842SX-1.2/NOPB DDPAK/TO-263 KTT 5 500 367.0 367.0 45.0 LP38842SX-1.5/NOPB DDPAK/TO-263 KTT 5 500 367.0 367.0 45.
PAGE 15
MECHANICAL DATA KTT0005B TS5B (Rev D) BOTTOM SIDE OF PACKAGE www.ti.
PAGE 16
PAGE 17
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.