Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - LDO voltage regulator Positive, fixed SOT 23 5

1PF

BYPASS

LP3985

OUT

3(A1)

5(C1)

4(A3)

2(B2)

1PF

1(C3)

LP3985

www.ti.com

SNVS087AC –OCTOBER 2000–REVISED MAY 2013

LP3985 Micropower, 150mA Low-Noise Ultra Low-Dropout CMOS Voltage Regulator

Check for Samples: LP3985

FEATURES

DESCRIPTION

The LP3985 is designed for portable and wireless

• Miniature 5-I/O DSBGA and USON Package

applications with demanding performance and space

• Logic Controlled Enable

requirements.

• Stable with Ceramic and High Quality

The LP3985 is stable with a small 1µF ±30% ceramic

Tantalum Capacitors

or high-quality tantalum output capacitor. The DSBGA

• Fast Turn-on

requires the smallest possible PC board area - the

total application circuit area can be less than 2.0mm x

• Thermal Shutdown and Short-Circuit Current

2.5mm, a fraction of a 1206 case size.

Limit

The LP3985's performance is optimized for battery

APPLICATIONS

powered systems to deliver ultra low noise, extremely

low dropout voltage and low quiescent current.

• CDMA Cellular Handsets

Regulator ground current increases only slightly in

• Wideband CDMA Cellular Handsets

dropout, further prolonging the battery life.

• GSM Cellular Handsets

An optional external bypass capacitor reduces the

• Portable Information Appliances

output noise without slowing down the load transient

response. Fast startup time is achieved by utilizing an

KEY SPECIFICATIONS

internal power-on circuit that actively pre-charges the

bypass capacitor.

• 2.5 to 6.0V Input Range

Power supply rejection is better than 50dB at low

• 150mA Verified Output

frequencies and starts to roll off at 1kHz. High power

• 50dB PSRR at 1kHz @ VIN = VOUT + 0.2V

supply rejection is maintained down to low input

• ≤1.5μA Quiescent Current when Shut Down

voltage levels common to battery operated circuits.

• Fast Turn-On time: 200μs (typ.)

The device is ideal for mobile phone and similar

• 100mV Maximum Dropout with 150mA Load

battery powered wireless applications. It provides up

to 150mA, from a 2.5V to 6V input. The LP3985

• 30μVrms Output Noise (typ.) Over 10Hz to

consumes less than 1.5µA in disable mode and has

100kHz

fast turn-on time less than 200µs.

• −40 to +125°C Junction Temperature Range for

Operation

• 2.5V, 2.6V, 2.7V, 2.8V, 2.85V, 2.9V, 3.0V, 3.1V,

3.2V, 3.3V, 4.7V, 4.75V, 4.8V and 5.0V outputs

standard

Typical Application Circuit

Pin Numbers in parenthesis indicate DSBGA package.

* Optional Noise Reduction Capacitor.

Figure 1.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (29 pages)

PAGE 1
LP3985 www.ti.com SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 LP3985 Micropower, 150mA Low-Noise Ultra Low-Dropout CMOS Voltage Regulator Check for Samples: LP3985 FEATURES DESCRIPTION • • • The LP3985 is designed for portable and wireless applications with demanding performance and space requirements.
PAGE 2
LP3985 SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 www.ti.com DESCRIPTION (CONTINUED) The LP3985 is available in a 5-bump thin DSBGA and a 5-pin USON package. Performance is specified for −40°C to +125°C temperature range and is available in 2.5V, 2.6V, 2.7V, 2.8V, 2.85V, 2.9V, 3.0V. 3.1V, 3.2V, 3.3V, 4.7V, 4.75V, 4.8V and 5.0V output voltages. For other output voltage options between 2.5V to 5.0V or for a dual LP3985, please contact a Texas Instruments sales office. Block Diagram VIN VOUT VEN ON t 1.
PAGE 3
LP3985 www.ti.com SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 ORDERING INFORMATION (1) (2) Orderable Voltage Option (V) SOT23-5 package LP3985IM5-2.5/NOPB 2.5 LP3985IM5X-2.5/NOPB LP3985IM5-2.6/NOPB 2.6 LP3985IM5X-2.6/NOPB LP3985IM5-2.7/NOPB 2.7 LP3985IM5X-2.7/NOPB LP3985IM5-2.8/NOPB 2.8 LP3985IM5X-2.8/NOPB LP3985IM5-2.85/NOPB 2.85 LP3985IM5X-2.85/NOPB LP3985IM5-2.9/NOPB 2.9 LP3985IM5X-2.9/NOPB LP3985IM5-3.0/NOPB 3 LP3985IM5X-3.0/NOPB LP3985IM5-3.1/NOPB 3.1 LP3985IM5X-3.
PAGE 4
LP3985 SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 www.ti.com ORDERING INFORMATION(1)(2) (continued) Orderable Voltage Option (V) DSBGA package LP3985ITL-2.5/NOPB 2.5 LP3985ITLX-2.5/NOPB LP3985ITL-2.6/NOPB 2.6 LP3985ITLX-2.6/NOPB LP3985ITL-2.7/NOPB 2.7 LP3985ITLX-2.7/NOPB LP3985ITL-2.8/NOPB 2.8 LP3985ITLX-2.8/NOPB LP3985ITL-2.85/NOPB 2.85 LP3985ITLX-2.85/NOPB LP3985ITL-2.9/NOPB 2.9 LP3985ITLX-2.9/NOPB LP3985ITL-3.0/NOPB 3 LP3985ITLX-3.0/NOPB LP3985ITL-3.1/NOPB 3.1 LP3985ITLX-3.
PAGE 5
LP3985 www.ti.com SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 Absolute Maximum Ratings (1) (2) (3) −0.3 to 6.5V VIN, VEN −0.3 to (VIN+0.3) ≤ 6.5V VOUT Junction Temperature 150°C Storage Temperature −65°C to +150°C Lead Temp. 235°C Pad Temp. (4) 235°C Maximum Power Dissipation SOT23-5 (5) DSBGA (5) 364mW 314mW ESD Rating (6) Human Body Model Machine Model (1) (2) (3) (4) (5) (6) 2kV 150V Absolute Maximum Ratings are limits beyond which damage to the device may occur.
PAGE 6
LP3985 SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 www.ti.com Electrical Characteristics Unless otherwise specified: VIN = VOUT(nom) + 0.5V, CIN = 1 µF, IOUT = 1mA, COUT = 1 µF, CBYPASS = 0.01µF. Typical values and limits appearing in standard typeface are for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for operation, −40°C to +125°C. (1) (2) Symbol Parameter Conditions Output Voltage Tolerance IOUT = 1mA Line Regulation Error VIN = (VOUT(nom) + 0.
PAGE 7
LP3985 www.ti.com SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 Recommended Output Capacitor Symbol COUT Parameter Conditions Capacitance (1) Output Capacitor Min 1.0 0.7 ESR (1) Limit Nominal Value 5 Max Units µF 500 mΩ The minimum value of capacitance for stability and correct operation is 0.7µF. The Capacitor tolerance should be ± 30% or better over the temperature range.
PAGE 8
LP3985 SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 www.ti.com Typical Performance Characteristics Unless otherwise specified, CIN = COUT = 1 µF Ceramic, CBYPASS = 0.01 µF, VIN = VOUT + 0.2V, TA = 25°C, Enable pin is tied to VIN. Output Voltage Change vs Temperature Dropout Voltage vs Load Current VIN = VOUT + 0.5V VOUT CHANGE (%) 0.4 0 -0.4 -0.8 -50 -25 0 25 50 75 100 125 TEMPERATURE (°C) 8 Figure 7. Figure 8. Ground Current vs Load Current Ground Current vs VIN @ 25°C Figure 9.
PAGE 9
LP3985 www.ti.com SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 Typical Performance Characteristics (continued) Unless otherwise specified, CIN = COUT = 1 µF Ceramic, CBYPASS = 0.01 µF, VIN = VOUT + 0.2V, TA = 25°C, Enable pin is tied to VIN. Short Circuit Current (DSBGA) Short Circuit Current (DSBGA) Figure 13. Figure 14. Short Circuit Current (SOT) Short Circuit Current (SOT) Figure 15. Figure 16. Short Circuit Current (SOT) Short Circuit Current (SOT) Figure 17. Figure 18.
PAGE 10
LP3985 SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 www.ti.com Typical Performance Characteristics (continued) Unless otherwise specified, CIN = COUT = 1 µF Ceramic, CBYPASS = 0.01 µF, VIN = VOUT + 0.2V, TA = 25°C, Enable pin is tied to VIN. 10 Short Circuit Current (DSBGA) Short Circuit Current (DSBGA) Figure 19. Figure 20. Output Noise Spectral Density Ripple Rejection (VIN = VOUT + 0.2V) Figure 21. Figure 22. Ripple Rejection (VIN = VOUT + 1V) Ripple Rejection (VIN = 5.0V) Figure 23.
PAGE 11
LP3985 www.ti.com SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 Typical Performance Characteristics (continued) Unless otherwise specified, CIN = COUT = 1 µF Ceramic, CBYPASS = 0.01 µF, VIN = VOUT + 0.2V, TA = 25°C, Enable pin is tied to VIN. Startup Time (VIN = VOUT + 0.2V) Startup Time (VIN = 4.2V) Figure 25. Figure 26. Startup Time (VIN = VOUT + 0.2V) Startup Time (VIN = 4.2V) Figure 27. Figure 28. Startup Time (VIN = VOUT + 0.2V) Startup Time (VIN = 4.2V) Figure 29. Figure 30.
PAGE 12
LP3985 SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 www.ti.com Typical Performance Characteristics (continued) Unless otherwise specified, CIN = COUT = 1 µF Ceramic, CBYPASS = 0.01 µF, VIN = VOUT + 0.2V, TA = 25°C, Enable pin is tied to VIN. 12 Line Transient Response Line Transient Response Figure 31. Figure 32. Load Transient Response (VIN = 3.2V) Load Transient Response (VIN = 4.2V) Figure 33. Figure 34. Load Transient Response (VIN = 3.2V) Load Transient Response (VIN = 4.2V) Figure 35.
PAGE 13
LP3985 www.ti.com SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 Typical Performance Characteristics (continued) Unless otherwise specified, CIN = COUT = 1 µF Ceramic, CBYPASS = 0.01 µF, VIN = VOUT + 0.2V, TA = 25°C, Enable pin is tied to VIN. Enable Response (VIN = VOUT + 0.2V) Enable Response (VIN = 4.2V) Figure 37. Figure 38. Enable Response (VIN = VOUT + 0.2V) Enable Response (VIN = 4.2V) Figure 39. Figure 40. Output Impedance (VIN = 4.2V) Output Impedance (VIN = VOUT + 0.2V) Figure 41.
PAGE 14
LP3985 SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 www.ti.com APPLICATION HINTS EXTERNAL CAPACITORS Like any low-dropout regulator, the LP3985 requires external capacitors for regulator stability. The LP3985 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance.
PAGE 15
LP3985 www.ti.com SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 CAP VALUE (% OF NOM. 1 PF) condition the capacitance value may drop below the minimum capacitance value given in the recommended capacitor table (0.7µF in this case). Note that the graph shows the capacitance out of spec for the 0402 case size capacitor at higher bias voltages.
PAGE 16
LP3985 SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 www.ti.com ON/OFF INPUT OPERATION The LP3985 is turned off by pulling the VEN pin low, and turned on by pulling it high. If this feature is not used, the VEN pin should be tied to VIN to keep the regulator output on at all time. To assure proper operation, the signal source used to drive the VEN input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under VIL and VIH.
PAGE 17
LP3985 www.ti.com SNVS087AC – OCTOBER 2000 – REVISED MAY 2013 REVISION HISTORY Changes from Revision AB (May 2013) to Revision AC • Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 18
PACKAGE OPTION ADDENDUM www.ti.com 1-Nov-2013 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) LP3985IM5-2.5 NRND SOT-23 DBV 5 1000 TBD Call TI Call TI -40 to 125 LCSB LP3985IM5-2.5/NOPB ACTIVE SOT-23 DBV 5 1000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LCSB LP3985IM5-2.
PAGE 19
PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 1-Nov-2013 Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) LP3985IM5X-3.3 NRND SOT-23 DBV 5 3000 TBD Call TI Call TI -40 to 125 LDQB LP3985IM5X-3.3/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LDQB LP3985IM5X-4.
PAGE 20
PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 1-Nov-2013 Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) LP3985ITLX-2.6/NOPB ACTIVE DSBGA YZR 5 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 5 LP3985ITLX-2.7/NOPB ACTIVE DSBGA YZR 5 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 5 LP3985ITLX-2.
PAGE 21
PACKAGE OPTION ADDENDUM www.ti.com 1-Nov-2013 Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.
PAGE 22
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) LP3985IM5-2.5 SOT-23 DBV 5 1000 178.0 8.4 LP3985IM5-2.5/NOPB SOT-23 DBV 5 1000 178.0 LP3985IM5-2.7/NOPB SOT-23 DBV 5 1000 178.0 LP3985IM5-2.8 SOT-23 DBV 5 1000 LP3985IM5-2.8/NOPB SOT-23 DBV 5 LP3985IM5-2.9/NOPB SOT-23 DBV LP3985IM5-3.
PAGE 23
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant LP3985IM5X-3.0 SOT-23 DBV 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 LP3985IM5X-3.0/NOPB SOT-23 DBV 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 LP3985IM5X-3.3 SOT-23 DBV 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 LP3985IM5X-3.3/NOPB SOT-23 DBV 5 3000 178.0 8.4 3.2 3.2 1.
PAGE 24
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LP3985IM5-2.5 SOT-23 DBV 5 1000 210.0 185.0 35.0 LP3985IM5-2.5/NOPB SOT-23 DBV 5 1000 210.0 185.0 35.0 LP3985IM5-2.7/NOPB SOT-23 DBV 5 1000 210.0 185.0 35.0 LP3985IM5-2.8 SOT-23 DBV 5 1000 210.0 185.0 35.0 LP3985IM5-2.8/NOPB SOT-23 DBV 5 1000 210.0 185.0 35.0 LP3985IM5-2.
PAGE 25
PACKAGE MATERIALS INFORMATION www.ti.com 23-Sep-2013 Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LP3985IM5X-3.3 SOT-23 DBV 5 3000 210.0 185.0 35.0 LP3985IM5X-3.3/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP3985IM5X-4.7/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP3985IM5X-5.0/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP3985ITL-2.5/NOPB DSBGA YZR 5 250 210.0 185.0 35.0 LP3985ITL-2.6/NOPB DSBGA YZR 5 250 210.0 185.0 35.
PAGE 26
PAGE 27
PAGE 28
MECHANICAL DATA YZR0005xxx D 0.600±0.075 E TLA05XXX (Rev C) D: Max = 1.502 mm, Min =1.441 mm E: Max = 1.045 mm, Min =0.984 mm 4215043/A NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice. www.ti.
PAGE 29
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.