Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear-IC Case type PDIP-20

MF10-N

www.ti.com

SNOS547C –JUNE 1999–REVISED APRIL 2013

MF10-N Universal Monolithic Dual Switched Capacitor Filter

Check for Samples: MF10-N

FEATURES

DESCRIPTION

The MF10-N consists of 2 independent and extremely

• Easy to Use

easy to use, general purpose CMOS active filter

• Clock to Center Frequency Ratio Accuracy

building blocks. Each block, together with an external

±0.6%

clock and 3 to 4 resistors, can produce various 2nd

• Filter Cutoff Frequency Stability Directly

order functions. Each building block has 3 output

pins. One of the outputs can be configured to perform

Dependent on External Clock Quality

either an allpass, highpass or a notch function; the

• Low Sensitivity to External Component

remaining 2 output pins perform lowpass and

Variation

bandpass functions. The center frequency of the

• Separate Highpass (or Notch or Allpass),

lowpass and bandpass 2nd order functions can be

Bandpass, Lowpass Outputs

either directly dependent on the clock frequency, or

they can depend on both clock frequency and

• f

× Q Range up to 200 kHz

external resistor ratios. The center frequency of the

• Operation up to 30 kHz

notch and allpass functions is directly dependent on

• 20-pin 0.3″ Wide PDIP Package

the clock frequency, while the highpass center

frequency depends on both resistor ratio and clock.

• 20-pin Surface Mount (SOIC) Wide-Body

Up to 4th order functions can be performed by

Package

cascading the two 2nd order building blocks of the

MF10-N; higher than 4th order functions can be

obtained by cascading MF10-N packages. Any of the

classical filter configurations (such as Butterworth,

Bessel, Cauer and Chebyshev) can be formed.

For pin-compatible device with improved performance

refer to LMF100 datasheet.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (35 pages)

PAGE 1
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 MF10-N Universal Monolithic Dual Switched Capacitor Filter Check for Samples: MF10-N FEATURES DESCRIPTION • • The MF10-N consists of 2 independent and extremely easy to use, general purpose CMOS active filter building blocks. Each block, together with an external clock and 3 to 4 resistors, can produce various 2nd order functions. Each building block has 3 output pins.
PAGE 2
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com System Block Diagram Package in 20 pin molded wide body SOIC and 20 pin PDIP. These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Absolute Maximum Ratings (1) (2) Supply Voltage (V+ − V−) 14V + V + 0.3V Voltage at Any Pin V− − 0.
PAGE 3
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 Operating Ratings (1) Temperature Range (TMIN ≤ TA ≤ TMAX) (1) 0°C ≤ TA ≤ 70°C MF10ACN, MF10CCN, MF10CCWM Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions. Electrical Characteristics V+ = +5.00V and V− = −5.00V unless otherwise specified.
PAGE 4
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com Electrical Characteristics (continued) V+ = +5.00V and V− = −5.00V unless otherwise specified. Boldface limits apply for TMIN to TMAX; all other limits TA = TJ = 25°C. Symbol Parameter MF10ACN, MF10CCN, MF10CCWM Conditions Typical (1) (6) (7) Maximum Output Short Circuit Current (7) Design Limit (3) Units Vpin12 = +5V, (fCLK/fO = 50) 83 dB Vpin12 = 0V, (fCLK/fO = 100) 80 dB Source 20 mA Sink 3.
PAGE 5
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 Typical Performance Characteristics Power Supply Current vs. Power Supply Voltage Positive Output Voltage Swing vs. Load Resistance (N/AP/HP Output) Figure 1. Figure 2. Negative Output Voltage Swing vs. Load Resistance (N/AP/HP Output) Negative Output Swing vs. Temperature Figure 3. Figure 4. Positive Output Swing vs. Temperature Crosstalk vs. Clock Frequency Figure 5. Figure 6.
PAGE 6
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com Typical Performance Characteristics (continued) 6 Q Deviation vs. Temperature Q Deviation vs. Temperature Figure 7. Figure 8. Q Deviation vs. Clock Frequency Q Deviation vs. Clock Frequency Figure 9. Figure 10. fCLK/fO Deviation vs. Temperature fCLK/fO Deviation vs. Temperature Figure 11. Figure 12.
PAGE 7
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 Typical Performance Characteristics (continued) fCLK/fO Deviation vs. lock Frequency fCLK/fO Deviation vs. Clock Frequency Figure 13. Figure 14. Deviation of fCLK/fO vs. Nominal Q Deviation of fCLK/fO vs. Nominal Q Figure 15. Figure 16.
PAGE 8
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com PIN DESCRIPTIONS LP(1,20), BP(2,19), N/AP/HP(3,18) The second order lowpass, bandpass and notch/allpass/highpass outputs. These outputs can typically sink 1.5 mA and source 3 mA. Each output typically swings to within 1V of each supply. INV(4,17) The inverting input of the summing op-amp of each filter.
PAGE 9
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 QZ: the quality factor of the second order complex zero pair, if any. QZ is related to the allpass characteristic, which is written: (1) where QZ = Q for an all-pass response. HOBP: the gain (in V/V) of the bandpass output at f = fO. HOLP: the gain (in V/V) of the lowpass output as f → 0 Hz (Figure 18). HOHP: the gain (in V/V) of the highpass output as f → fCLK/2 (Figure 19).
PAGE 10
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com (a) (b) Figure 17.
PAGE 11
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 (a) (b) Figure 18.
PAGE 12
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com (a) (b) Figure 19.
PAGE 13
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 (a) (b) Figure 20.
PAGE 14
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com (a) (b) Figure 21. 2nd-Order All-Pass Response (a) Bandpass (b) Low Pass (d) Notch (c) High-Pass (e) All-Pass Figure 22. Response of various 2nd-order filters as a function of Q. Gains and center frequencies are normalized to unity.
PAGE 15
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 Modes of Operation The MF10-N is a switched capacitor (sampled data) filter. To fully describe its transfer functions, a time domain approach is appropriate. Since this is cumbersome, and since the MF10-N closely approximates continuous filters, the following discussion is based on the well known frequency domain. Each MF10-N can produce a full 2nd order function. See Table 1 for a summary of the characteristics of the various modes.
PAGE 16
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com VIN should be driven from a low impedance (<1 kΩ) source. Figure 24.
PAGE 17
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 Figure 25. MODE 2 *In Mode 3, the feedback loop is closed around the input summing amplifier; the finite GBW product of this op amp causes a slight Q enhancement. If this is a problem, connect a small capacitor (10 pF − 100 pF) across R4 to provide some phase lead. Figure 26.
PAGE 18
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com MODE 3a: HP, BP, LP and Notch with External Op Amp (See Figure 27) (10) MODE 4: Allpass, Bandpass, Lowpass Outputs (See Figure 28) (11) *Due to the sampled data nature of the filter, a slight mismatch of fz and fO occurs causing a 0.4 dB peaking around fO of the allpass filter amplitude response (which theoretically should be a straight line). If this is unacceptable, Mode 5 is recommended.
PAGE 19
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 Figure 27. MODE 3a Figure 28.
PAGE 20
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com MODE 6a: Single Pole, HP, LP Filter (See Figure 30) (13) MODE 6b: Single Pole LP Filter (Inverting and Non-Inverting) (See Figure 31) (14) Figure 29. MODE 5 Figure 30. MODE 6a Figure 31.
PAGE 21
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 Table 1. Summary of Modes. Realizable filter types (e.g. low-pass) denoted by asterisks. Unless otherwise noted, gains of various filter outputs are inverting and adjustable by resistor ratios. Mode BP LP HP N AP Adjustable fCLK/fO 3 No 2 No 3 Yes (above fCLK/50 or fCLK/100) 4 Yes Universal State-Variable Filter. Best general-purpose mode. 7 Yes As above, but also includes resistortuneable notch.
PAGE 22
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com APPLICATIONS INFORMATION The MF10-N is a general-purpose dual second-order state variable filter whose center frequency is proportional to the frequency of the square wave applied to the clock input (fCLK). By connecting pin 12 to the appropriate DC voltage, the filter center frequency fO can be made equal to either fCLK/100 or fCLK/50.
PAGE 23
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 (17) The complete circuit is shown in Figure 32 for split ±5V power supplies. Supply bypass capacitors are highly recommended. Figure 32. Fourth-Order Chebyshev Low-Pass Filter from Example in 3.1. ±5V Power Supply. 0V–5V TTL or −5V ±5V CMOS Logic Levels. Figure 33. Fourth-Order Chebyshev Low-Pass Filter from Example in 3.1. Single +10V Power Supply. 0V–5V TTL Logic Levels.
PAGE 24
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com Resistive Divider with Decoupling Capacitor Operational Amplifier with Divider Voltage Regulator Figure 34. Three Ways of Generating V+/2 for Single-Supply Operation SINGLE SUPPLY OPERATION The MF10-N can also operate with a single-ended power supply. Figure 33 shows the example filter with a single-ended power supply. VA+ and VD+ are again connected to the positive power supply (8V to 14V), and VA− and VD− are connected to ground.
PAGE 25
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 When SA/B is tied to V−, Vos2 will approximately halve. The DC offset at the BP output is equal to the input offset of the lowpass integrator (Vos3). The offsets at the other outputs depend on the mode of operation and the resistor ratios, as described in the following expressions. (18) (19) Figure 35.
PAGE 26
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com Figure 36. Method for Trimming VOS For most applications, the outputs are AC coupled and DC offsets are not bothersome unless large signals are applied to the filter input. However, larger offset voltages will cause clipping to occur at lower AC signal levels, and clipping at any of the outputs will cause gain nonlinearities and will change fO and Q.
PAGE 27
MF10-N www.ti.com SNOS547C – JUNE 1999 – REVISED APRIL 2013 Figure 37. The Sampled-Data Output Waveform Connection Diagram Figure 38.
PAGE 28
MF10-N SNOS547C – JUNE 1999 – REVISED APRIL 2013 www.ti.com REVISION HISTORY Changes from Revision B (April 2013) to Revision C • 28 Page Changed layout of National Data Sheet to TI format ..........................................................................................................
PAGE 29
PACKAGE OPTION ADDENDUM www.ti.
PAGE 30
PACKAGE OPTION ADDENDUM www.ti.com 1-Nov-2013 (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided.
PAGE 31
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant MF10CCWMX SOIC DW 20 1000 330.0 24.4 10.9 13.3 3.25 12.0 24.0 Q1 MF10CCWMX/NOPB SOIC DW 20 1000 330.0 24.4 10.9 13.3 3.25 12.0 24.
PAGE 32
PACKAGE MATERIALS INFORMATION www.ti.com 8-Apr-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) MF10CCWMX SOIC DW 20 1000 367.0 367.0 45.0 MF10CCWMX/NOPB SOIC DW 20 1000 367.0 367.0 45.
PAGE 33
MECHANICAL DATA NFH0020A N0020A N20A (Rev G) www.ti.
PAGE 34
PAGE 35
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.