Datasheet

Program Counter
PC/R0
Stack Pointer SP/R1
Status Register
SR/CG1/R2
Constant Generator CG2/R3
General-Purpose Register
R4
General-Purpose Register
R5
General-Purpose Register
R6
General-Purpose Register
R7
General-Purpose Register
R8
General-Purpose Register
R9
General-Purpose Register
R10
General-Purpose Register
R11
General-Purpose Register
R12
General-Purpose Register
R13
General-Purpose Register
R15
General-Purpose Register
R14
MSP430BT5190
SLAS703A –APRIL 2010–REVISED AUGUST 2013 www.ti.com
Short-Form Description
CPU
The MSP430 CPU has a 16-bit RISC architecture
that is highly transparent to the application. All
operations, other than program-flow instructions, are
performed as register operations in conjunction with
seven addressing modes for source operand and four
addressing modes for destination operand.
The CPU is integrated with 16 registers that provide
reduced instruction execution time. The register-to-
register operation execution time is one cycle of the
CPU clock.
Four of the registers, R0 to R3, are dedicated as
program counter, stack pointer, status register, and
constant generator, respectively. The remaining
registers are general-purpose registers.
Peripherals are connected to the CPU using data,
address, and control buses, and can be handled with
all instructions.
The instruction set consists of the original 51
instructions with three formats and seven address
modes and additional instructions for the expanded
address range. Each instruction can operate on word
and byte data.
Operating Modes
The MSP430 has one active mode and six software selectable low-power modes of operation. An interrupt event
can wake up the device from any of the low-power modes, service the request, and restore back to the low-
power mode on return from the interrupt program.
The following operating modes can be configured by software:
• Low-power mode 3 (LPM3)
• Active mode (AM)
– CPU is disabled
– All clocks are active
– MCLK, FLL loop control, and DCOCLK are
• Low-power mode 0 (LPM0)
disabled
– CPU is disabled
– DCO's dc generator is disabled
– ACLK and SMCLK remain active
– ACLK remains active
– MCLK is disabled
• Low-power mode 4 (LPM4)
– FLL loop control remains active
– CPU is disabled
• Low-power mode 1 (LPM1)
– ACLK is disabled
– CPU is disabled
– MCLK, FLL loop control, and DCOCLK are
– FLL loop control is disabled
disabled
– ACLK and SMCLK remain active
– DCO's dc generator is disabled
– MCLK is disabled
– Crystal oscillator is stopped
• Low-power mode 2 (LPM2)
– Complete data retention
– CPU is disabled
• Low-power mode 4.5 (LPM4.5)
– MCLK, FLL loop control, and DCOCLK are
– Internal regulator disabled
disabled
– No data retention
– DCO's dc-generator remains enabled
– Wakeup from RST, digital I/O
– ACLK remains active
14 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: MSP430BT5190