MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 D Low Supply Voltage Range, 1.8 V to 3.6 V D Ultralow Power Consumption: Active Mode: 262 µA at 1 MHz, 2.2 V Standby Mode: 1.1 µA Off Mode (RAM Retention): 0.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 AVAILABLE OPTIONS† TA PACKAGED DEVICES‡ PLASTIC BGA 113-BALL (ZQW) PLASTIC 80-PIN QFP (PN) MSP430F477IZQW MSP430F478IZQW MSP430F479IZQW MSP430F477IPN MSP430F478IPN MSP430F479IPN --40°C to 85°C † For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 pin designation, MSP430F47xIZQW A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 C1 C2 C3 C11 C12 D1 D2 D4 D5 D6 D7 D8 D9 D11 D12 E1 E2 E4 E5 E6 E7 E8 E9 E11 E12 F1 F2 F4 F5 F8 F9 F11 F12 G1 G2 G4 G5 G8 G9 G11 G12 H1 H2 H4 H5 H6 H7 H8 H9 H11 H12 J1 J2 J4 J5 J6 J7 J8 J9 J11 J12 K1 K2 K11 K12 L1 L2 L3 L4
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 P6.6 P6.5 P6.4/A1- P6.3/A1+ P6.2 P6.1/A0- P6.0/A0+ XT2OUT TDO/TDI XT2IN TDI/TCLK TMS TCK RST/NMI P2.5/UCA0RXD/UCA0SOMI P2.4/UCA0TXD/UCA0SIMO P2.3/TB2 DVSS2 DVSS1 DVCC2 pin designation, MSP430F47xIPN 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 DV CC1 P2.2/TB1 1 2 P2.1/TB0/S0 P2.0/TA2/S1 P2.6/CAOUT/S2 P2.7/S3 GND XIN 3 4 5 60 59 58 57 56 V REF P6.7/SVSIN P1.0/TA0 P1.1/TA0/MCLK P1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 functional block diagram XIN/ XT2IN XOUT/ XT2OUT 2 2 DVCC1/2 DVSS1/2 AVCC AVSS P1.x/P2.x 2x8 P3.x/P4.x P5.x/P6.x 4x8 ACLK Oscillators Flash RAM 60kB 48kB 32kB 2kB 2kB 2kB EEM Brownout Protection JTAG Interface SVS, SVM LCD_A 128 Segments 1,2,3,4 Mux FLL+ SMCLK MCLK CPU 64kB MAB incl.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 Terminal Functions TERMINAL NO. NAME I/O DESCRIPTION 80 PIN 113 PIN AVCC 52 F12 Analog supply voltage, positive terminal AVSS 53 E12 Analog supply voltage, negative terminal DVCC1 1 A1 Digital supply voltage, positive terminal. Supplies all digital parts. DVSS1 79 A3 Digital supply voltage, negative terminal. Supplies all digital parts. DVCC2 80 A2 Digital supply voltage, positive terminal.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 Terminal Functions (continued) TERMINAL NO. I/O DESCRIPTION B1 I/O General-purpose digital I/O pin Timer_B, capture: CCI1A/B input, compare: Out1 output 77 B4 I/O General-purpose digital I/O pin Timer_B, capture: CCI2A/B input, compare: Out2 output P2.4/UCA0TXD/ UCA0SIMO 76 A4 I/O General-purpose digital I/O pin USCIA transmit data output in UART mode, slave data in/master out in SPI mode P2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 Terminal Functions (continued) TERMINAL NO. I/O DESCRIPTION L8 O Common output, COM0--3 are used for LCD backplanes 27 L5 I/O General-purpose digital I/O pin LCD segment output 20 P5.1/S21 28 M5 I/O General-purpose digital I/O pin LCD segment output 21 P5.2/COM1 34 M8 I/O General-purpose digital I/O pin common output, COM0--3 are used for LCD backplanes P5.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 Terminal Functions (continued) TERMINAL NO. NAME I/O DESCRIPTION 80 PIN 113 PIN S17 24 L4 O LCD segment output 17 S18 25 M4 O LCD segment output 18 S19 26 J4 O LCD segment output 19 S22 29 L6 O LCD segment output 22 S23 30 M6 O LCD segment output 23 S24 31 L7 O LCD segment output 24 S25 32 M7 O LCD segment output 25 GND 7 E2 XIN 8 E1 I Input port for crystal oscillator XT1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 short-form description CPU The MSP430 CPU has a 16--bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 operating modes The MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 interrupt vector addresses The interrupt vectors and the power-up starting address are located in the address range 0xFFFF to 0xFFC0. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence. If the reset vector (located at address 0xFFFE) contains 0xFFFF (e.g., flash is not programmed) the CPU goes into LPM4 immediately after power--up.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 special function registers Most interrupt and module-enable bits are collected in the lowest address space. Special-function register bits not allocated to a functional purpose are not physically present in the device. This arrangement provides simple software access. interrupt enable 1 and 2 Address 7 6 00h 5 4 ACCVIE rw--0 3 2 1 0 NMIIE OFIE WDTIE rw--0 rw--0 rw--0 WDTIE Watchdog timer interrupt enable.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 interrupt flag register 1 and 2 Address 7 6 5 02h 4 3 2 1 0 NMIIFG RSTIFG PORIFG OFIFG WDTIFG rw--0 rw--(0) rw--(1) rw--1 rw--(0) WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation. Reset on VCC power-up or a reset condition at RST/NMI pin in reset mode. OFIFG Flag set on oscillator fault RSTIFG External reset interrupt flag.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 memory organization MSP430F477 MSP430F478 MSP430F479 Memory Main: interrupt vector Main: code memory Size Flash Flash 32KB 0FFFFh to 0FFE0h 0FFFFh to 08000h 48KB 0FFFFh to 0FFE0h 0FFFFh to 04000h 60KB 0FFFFh to 0FFE0h 0FFFFh to 01100h Information memory Size Flash 256 Byte 010FFh to 01000h 256 Byte 010FFh to 01000h 256 Byte 010FFh to 01000h Boot memory Size ROM 1KB 0FFFh to 0C00h 1KB 0FFFh to 0C00h 1KB 0FF
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 peripherals Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x4xx Family User’s Guide, literature number SLAU056.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 watchdog timer (WDT+) The primary function of the WDT+ module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 Timer_B3 Timer_B3 is a 16-bit timer/counter with three capture/compare registers. Timer_B3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers. TIMER_B3 SIGNAL CONNECTIONS INPUT PIN NUMBER PN ZQW DEVICE INPUT SIGNAL P1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 SD16_A The SD16_A module supports 16-bit analog-to-digital conversions. The module implements a 16-bit sigma-delta core and a reference generator. In addition to external analog inputs, an internal VCC sense and temperature sensor are also available. DAC12 The DAC12 module is a 12-bit, R-ladder, voltage-output digital-to-analog converter (DAC). The DAC12 may be used in 8-bit or 12-bit mode.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 peripheral file map PERIPHERALS WITH WORD ACCESS Watchdog Watchdog timer control WDTCTL 0120h Timer_B3 Capture/compare register 2 Capture/compare register 1 Capture/compare p / p register g 0 Timer_B _ register g Capture/compare p p control 2 Capture/compare control 1 Capture/compare control 0 Timer_B control Ti Timer_B B interrupt i vector TBCCR2 TBCCR1 TBCCR0 TBR TBCCTL2 TBCCTL1 TBCCTL0 TBCTL TBIV 0196h 0194h 0192
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 peripheral file map (continued) LCD_A LCD voltage control 1 LCD voltage control 0 LCD voltage port control 1 LCD voltage port control 0 LCD memory 20 : LCD memory 16 LCD memory 15 : LCD memory 1 LCD control and mode LCDAVCTL1 LCDAVCTL0 LCDAPCTL1 LCDAPCTL0 LCDM20 : LCDM16 LCDM15 : LCDM1 LCDACTL 0AFh 0AEh 0ADh 0ACh 0A4h : 0A0h 09Fh : 091h 090h USCI A0/B0 / USCI A0 auto-baudrate control UCA0ABCTL 0x005D USCI A0 transm
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 peripheral file map (continued) PERIPHERALS WITH BYTE ACCESS RTC (Basic Timer1) Port P6 Port P5 Port P4 Port P3 Port P2 22 Real-time clock year high byte Real-time clock year low byte Real-time clock month Real-time clock day of month Basic Timer1 counter Basic Timer1 counter Real-time counter 4 (Real-time clock day of week) Real-time counter 3 (Real-time clock hour) Real-time counter 2 (Real-time clock minute) Real
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 peripheral file map (continued) PERIPHERALS WITH BYTE ACCESS (CONTINUED) Port P1 Special functions Port P1 selection 2 register Port P1 selection P1SEL2 P1SEL 057h 026h Port P1 interrupt enable P1IE 025h Port P1 interrupt-edge select P1IES 024h Port P1 interrupt flag P1IFG 023h Port P1 direction P1DIR 022h Port P1 output P1OUT 021h Port P1 input P1IN 020h SFR interrupt flag 2 SFR iinterrupt t pt flag
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 absolute maximum ratings over operating free-air temperature (see Note 1) Voltage applied at VCC to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . --0.3 V to 4.1 V Voltage applied to any pin (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . --0.3 V to VCC + 0.3 V Diode current at any device terminal . . . . . . . . .
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) supply current into AVCC + DVCC excluding external current PARAMETER TEST CONDITIONS TYP MAX 2.2 V 262 295 3V 420 460 2.2 V 32 62 3V 51 77 2.2 V 5 9 3V 7 13 1.0 1.8 1.0 1.8 1.1 2.0 TA = 85°C 2.3 4.0 TA = --40°C 1.2 2.0 1.2 2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 typical characteristics -- LPM4 current ILPM4 -- Low-Power Mode 4 Current -- µA 2.0 VCC = 3.6 V 1.8 VCC = 3.0 V 1.6 VCC = 2.2 V 1.4 VCC = 1.8 V 1.2 1.0 0.8 0.6 0.4 0.2 0.0 --40.0 --20.0 0.0 20.0 40.0 60.0 80.0 100.0 120.0 TA -- Temperature -- °C Figure 2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) Schmitt-trigger inputs -- Ports P1, P2, P3, P4, P5, and P6, RST/NMI, JTAG (TCK, TMS, TDI/TCLK, TDO/TDI) PARAMETER VIT+ Positive going input threshold voltage Positive-going VIT-- Negative going input threshold voltage Negative-going Vhys Input voltage hysteresis (VIT+ -- VIT-- ) VCC MIN MAX 2.2 V 1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) outputs -- Ports P1, P2, P3, P4, P5, and P6 PARAMETER VOH VOL High level output voltage High-level Low level output voltage Low-level TEST CONDITIONS MIN MAX IOH(max) = --1.5 mA, VCC = 2.2 V, See Note 1 VCC --0.25 VCC IOH(max) = --6 mA, VCC = 2.2 V, See Note 2 VCC --0.6 VCC IOH(max) = --1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) outputs -- Ports P1, P2, P3, P4, P5, and P6 (continued) TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE 50 VCC = 2.2 V P1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) wake-up LPM3 PARAMETER TEST CONDITIONS MIN TYP f = 1 MHz td(LPM3) f = 2 MHz Delay time MAX UNIT 6 6 VCC = 2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) typical characteristics (continued) VCC 3V VCC(min) -- V 2 VCC = 3 V Typical Conditions 1.5 t pw 1 VCC(min) 0.5 0 0.001 1 1000 1 ns tpw -- Pulse Width -- µs 1 ns tpw -- Pulse Width -- µs Figure 8.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) SVS (supply voltage supervisor/monitor) PARAMETER t(SVSR) TEST CONDITIONS MIN dVCC/dt > 30 V/ms (see Figure 10) 5 dVCC/dt ≤ 30 V/ms td(SVSon) SVS ON, switch from VLD = 0 to VLD ≠ 0, VCC = 3 V tsettle VLD ≠ 0‡ V(SVSstart) VLD ≠ 0, VCC/dt ≤ 3 V/s (see Figure 10) 20 1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 typical characteristics AVCC V(SVS_IT--) V(SVSstart) Software sets VLD >0: SVS is active Vhys(SVS_IT--) Vhys(B_IT--) V(B_IT--) VCC(start) Brownout Brownout Region Brownout Region 1 0 SVS out t d(BOR) 1 0 td(SVSon) Set POR 1 td(BOR) SVS Circuit is Active From VLD > to VCC < V(B_IT--) td(SVSR) undefined 0 Figure 10.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) DCO PARAMETER TEST CONDITIONS VCC f(DCOCLK) N(DCO) = 01E0h, FN_8 = FN_4 = FN_3 = FN_2 = 0, D = 2, DCOPLUS = 0 f(DCO2) FN 8 = FN_4 FN_8 FN 4 = FN_3 FN 3 = FN_2 FN 2 = 0 , DCOPLUS = 1 f(DCO27) FN 8 = FN_4 FN_8 FN 4 = FN_3 FN 3 = FN_2 FN 2 = 0, 0 DCOPLUS = 1 (see Note 1) f(DCO2) FN 8 = FN_4 FN_8 FN 4 = FN_3 FN 3 = 0,
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 f f f (DCO) f (DCO3V) (DCO) (DCO20°C) 1.0 1.0 0 1.8 2.4 3.0 3.6 VCC -- V --40 --20 0 20 40 60 85 TA -- °C Figure 12.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 Sn - Stepsize Ratio between DCO Taps electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) 1.17 Max 1.11 1.07 1.06 Min 1 20 27 DCO Tap Figure 13.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) crystal oscillator, LFXT1, low frequency modes (see Note 4) PARAMETER fLFXT1,LF OALF CL,eff LFXT1 oscillator crystal frequency, LF mode 0, 1 Oscillation allowance for LF crystals Integrated effective load capacitance LF mode capacitance, (see Note ) TEST CONDITIONS XTS = 0, LFXT1Sx = 0 or 1 VCC MIN 1.8 V to 3.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) crystal oscillator, LFXT1, high frequency modes PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT fLFXT1 LFXT1 oscillator crystal frequency Ceramic resonator 1.8 V to 3.6 V 0.45 8 MHz fLFXT1 LFXT1 oscillator crystal frequency Crystal resonator 1.8 V to 3.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) RAM PARAMETER TEST CONDITIONS VRAMh MIN CPU halted (see Note 1) MAX 1.6 UNIT V NOTE 1: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution should take place during this supply voltage condition.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) Comparator_A (see Note 1) PARAMETER TEST CONDITIONS I(CC) CAON = 1, 1 CARSEL = 0 0, CAREF = 0 I(Refladder/RefDiode) CAON = 1, CARSEL = 0, CAREF = 1/2/3, 1/2/3 No load at P1.6/CA0 and P1.7/CA1 V(Ref025) V(Ref050) Voltage @ 0.25 V V CC Voltage @ 0.5 V V CC CC VCC MIN TYP MAX 2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) typical characteristics REFERENCE VOLTAGE vs FREE-AIR TEMPERATURE REFERENCE VOLTAGE vs FREE-AIR TEMPERATURE 650 650 VCC = 2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) SD16_A, power supply and recommended operating conditions PARAMETER AVCC ISD16 fSD16 Analog supply voltage Analog supply current including internal reference Analog front-end input clock frequency TEST CONDITIONS VCC MIN AVCC = DVCC AVSS = DVSS = 0V TYP MAX 2.5 3.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) SD16_A, performance (fSD16 = 30kHz, SD16REFON = 1, SD16BUFx = 01) PARAMETER TEST CONDITIONS VCC MIN TYP SD16GAINx = 1,Signal Amplitude = 500mV SD16OSRx = 256 3V 84 SD16GAINx = 1,Signal Amplitude = 500mV fIN = 2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) SD16_A, linearity (fSD16 = 1MHz, SD16REFON = 1, SD16BUFx = 00) PARAMETER INL Integral non-linearity non linearity TEST CONDITIONS VCC MIN TYP SD16OSR = 256, SD16GAINx = 000b, Signal Amplitude = 500 mV 3V 1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) SD16_A, built-in voltage reference PARAMETER TEST CONDITIONS VCC MIN TYP VREF Internal reference voltage SD16REFON = 1, SD16VMIDON = 0 3V IREF Reference supply current SD16REFON = 1, SD16VMIDON = 0 3V TC Temperature coefficient SD16REFON = 1, SD16VMIDON = 0 (see Note 1) 3V CREF VREF load capacit
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) 12-bit DAC, supply specifications PARAMETER AVCC IDD PSRR Analog supply voltage Supply current (see Notes 1 and 2) Power-supply rejection ratio (see Notes 3 and 4) TEST CONDITIONS VCC AVCC = DVCC, AVSS = DVSS = 0 V MIN TYP 2.20 MAX UNIT 3.60 V DAC12AMPx = 2, DAC12IR = 0, DAC12_xDAT = 0800h 2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) 12-bit DAC, linearity specifications (see Figure 20) PARAMETER INL DNL EO TEST CONDITIONS Integral nonlinearity (see Note 1) VCC MIN TYP MAX UNIT ±2.0 ±8.0 LSB ±0.4 +1.3 LSB ±0.4 ±1.0 LSB VREF,DAC12 = 1.2V or VREF,ext = 2.5V DAC12AMPx = 7, DAC12IR = 1 2.7V VREF,ext = 1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) 12-bit DAC, linearity specifications (continued) TYPICAL INL ERROR vs DIGITAL INPUT DATA INL -- Integral Nonlinearity Error -- LSB 4 VCC = 2.2 V, VREF = 1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued) 12-bit DAC, output specifications PARAMETER VO TEST CONDITIONS Output voltage range (see Note 1, Figure 23) CL(DAC12) Max DAC12 load capacitance IL(DAC12) Max DAC12 load current RO/P(DAC12) Output resistance (see Figure 23) VCC MIN TYP MAX No Load, VREF, DAC12 = AVCC, DAC12_xDAT = 0h, DAC12IR = 1, D
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) 12-bit DAC, reference input specifications PARAMETER TEST CONDITIONS VREF Reference input voltage range Ri(VREF) Reference input resistance NOTES: 1. 2. 3. 4. 5. TYP MAX DAC12IR = 0 (see Notes 1 and 2) 2.2 V/3 V VCC MIN AVCC/3 AVCC+0.2 DAC12IR = 1 (see Notes 3 and 4) 2.2 V/3 V AVCC AVCC+0.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) Conversion 1 Conversion 2 Conversion 3 VOUT 90% 90% 10% 10% tSRLH tSRHL Figure 25. Slew Rate Testing 12-bit DAC, dynamic specifications continued (TA = 25°C unless otherwise noted) PARAMETER BW--3dB TEST CONDITIONS 3-dB 3 dB bandwidth, b d idth VDC = 1.5V, VAC = 0.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended operating free-air temperature (unless otherwise noted) Timer_A PARAMETER TEST CONDITIONS fTA Timer A clock frequency Timer_A Internal: SMCLK, ACLK, TACLK INCLK INCLK, External: TACLK, Duty cycle = 50% ±10% tTA, cap Timer_A, capture timing TA0, TA1, TA2 VCC MIN MAX 2.2 V 8 3V 10 2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued) USCI (UART mode) PARAMETER TEST CONDITIONS VCC MIN TYP Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10% fUSCI USCI input clock frequency fmax, BITCLK Maximum BITCLK clock frequency (equals baudrate in MBaud) (see Note 1) tτ UART receive deglitch time (see Note 2)
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued) 1/fUCxCLK CKPL=0 UCLK CKPL=1 tLO/HI tLO/HI tSU,MI tHD,MI SOMI tVALID,MO SIMO Figure 27. SPI Master Mode, CKPH = 0 1/fUCxCLK CKPL=0 UCLK CKPL=1 tLO/HI tLO/HI tSU,MI SOMI tVALID,MO SIMO Figure 28.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued) tSTE,LEAD tSTE,LAG STE 1/fUCxCLK CKPL=0 UCLK CKPL=1 tLO/HI tLO/HI tSU,SI tHD,SI SIMO tSTE,ACC tVALID,SO tSTE,DIS SOMI Figure 29.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued) USCI (I2C mode) (see Figure 31) PARAMETER fUSCI USCI input clock frequency fSCL SCL clock frequency TEST CONDITIONS VCC MIN TYP Internal: SMCLK, ACLK, External: UCLK, Duty cycle = 50% ± 10% MAX UNIT fSYSTEM MHz 400 kHz 2.2 V/3 V 0 fSCL ≤ 100 kHz 2.2 V/3 V 4.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued) flash memory TEST CONDITIONS PARAMETER VCC(PGM/ VCC ERASE) Program and erase supply voltage fFTG Flash timing generator frequency IPGM Supply current from DVCC during program IERASE Supply current from DVCC during erase tCPT Cumulative program time See Note 1 2.5 V/3.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P1 pin schematic: P1.0, input/output with Schmitt trigger CAPD.0 P1DIR.0 0 P1SEL2.0 1 Direction 0: Input 1: Output Pad Logic 0 Module X OUT 1 P1OUT.0 1 0 P1.0/TA0 P1SEL.0 Bus Keeper EN P1IN.0 EN Module X IN D P1IE.0 EN P1IRQ.0 Q Set P1IFG.0 P1SEL.0 P1IES.0 Interrupt Edge Select Port P1 (P1.0) pin functions PIN NAME (P1.X) (P1 X) P1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P1 pin schematic: P1.1, input/output with Schmitt trigger CAPD.1 P1DIR.1 0 P1SEL2.1 1 Module X OUT 0 MCLK 1 P1OUT.1 Direction 0: Input 1: Output Pad Logic 1 0 P1.1/TA0/MCLK Bus Keeper EN P1SEL.1 P1IN.1 EN Module X IN D P1IE.1 P1IRQ.1 EN Q Set P1IFG.1 P1SEL.1 P1IES.1 Interrupt Edge Select Port P1 (P1.1) pin functions PIN NAME (P1.X) (P1 X) P1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P1 pin schematic: P1.2 input/output with Schmitt trigger INCH Pad Logic 1 A4- DV SS 0 SD16AE.2 CAPD.2 P1DIR.2 0 Direction 0: Input 1: Output 1 P1OUT.2 0 Module X OUT 1 P1.2/TA1/A4- Bus Keeper EN P1SEL.2 P1IN.2 EN D Module X IN P1IE.2 EN P1IRQ.2 Q Set P1IFG.2 P1SEL.2 P1IES.2 Interrupt Edge Select Port P1 (P1.2) pin functions CONTROL BITS / SIGNALS PIN NAME (P1.X) P1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P1 pin schematic: P1.3, input/output with Schmitt trigger INCH =4 Pad Logic A4+ SD16AE.3 CAPD.3 P1DIR.3 0 Direction 0: Input 1: Output 1 P1OUT.3 0 Module X OUT 1 P1.3/TBOUTH/ SVSOUT/A4+ Bus Keeper EN P1SEL.3 P1IN.3 EN D Module X IN P1IE.3 EN P1IRQ.3 Q Set P1IFG.3 P1SEL.3 Interrupt Edge Select P1IES.3 Port P1 (P1.3) pin functions CONTROL BITS / SIGNALS PIN NAME (P1.X) P1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P1 pin schematic: P1.4, input/output with Schmitt trigger Pad Logic INCH=3 1 A30 DVSS SD16AE.4 CAPD.4 P1DIR.4 0 Direction 0: Input 1: Output 1 P1OUT.4 0 Module X OUT 1 P1.4/TBCLK/ SMCLK/A3- Bus Keeper EN P1SEL.4 P1IN.4 EN Module X IN D P1IE.4 P1IRQ.4 EN Q Set P1IFG.4 P1SEL.4 P1IES.4 Interrupt Edge Select Port P1 (P1.4) pin functions CONTROL BITS / SIGNALS PIN NAME (P1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P1 pin schematic: P1.5, input/output with Schmitt trigger INCH =3 Pad Logic Ax+ SD16AE.5 CAPD.5 P1DIR.5 0 Direction 0: Input 1: Output 1 P1OUT.5 0 Module X OUT 1 P1.5/TACLK/ACLK/A3+ Bus Keeper EN P1SEL.5 P1IN.5 EN D Module X IN P1IE.5 EN P1IRQ.5 Q Set P1IFG.5 P1SEL.5 Interrupt Edge Select P1IES.5 Port P1 (P1.5) pin functions CONTROL BITS / SIGNALS PIN NAME (P1.X) X P1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P1 pin schematic: P1.6, input/output with Schmitt trigger Pad Logic To Comparator_A From Comparator_A CAPD.6 DAC12_0OUT DAC12OPS 1 A20 DVSS INCH=2 SD16AE.6 P1DIR.6 0 Direction 0: Input 1: Output 1 P1OUT.6 0 0/1 1 Bus Keeper EN P1SEL.6 P1IN.6 EN Module X IN D P1IE.6 P1IRQ.6 EN Q Set P1IFG.6 P1SEL.6 P1IES.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 Port P1 (P1.6) pin functions CONTROL BITS / SIGNALS PIN NAME (P1.X) X P1.6/CA0/A2--/DAC0 / / / 6 FUNCTION P1.x (I/O) P1DIR.x P1SEL.x P1SEL2.x = 0 CAPD.x P1SEL2.x = 0 SD16AE.x P1SEL2.x = 0 DAC12OPS (DAC12_0) I: 0, O: 1 0 0 0 0 CA0 x x 1 or selected x x A2-- x x x 1 x DAC0 x x x x 1 NOTES: 1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P1 pin schematic: P1.7, input/output with Schmitt trigger Pad Logic To Comparator_A From Comparator_A CAPD.7 SD16AE.7 INCH=2 A2+ P1DIR.7 0 Direction 0: Input 1: Output 1 P1OUT.7 0 0/1 1 P1.7/CA1/A2+ Bus Keeper EN P1SEL.7 P1IN.7 EN Module X IN D P1IE.7 P1IRQ.7 EN Q Set P1IFG.7 P1SEL.7 P1IES.7 Interrupt Edge Select Port P1 (P1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P2 pin schematic: P2.0 to P2.1, input/output with Schmitt trigger Pad Logic LCDS0 Segment Sx P2DIR.x 0 Direction 0: Input 1: Output 1 P2OUT.x 0 Module X OUT 1 P2.0/TA2/S1 P2.1/TB0/S0 Bus Keeper EN P2SEL.x P2IN.x EN Module X IN D P2IE.x EN P2IRQ.x Q Set P2IFG.x P2SEL.x P2IES.x Interrupt Edge Select Port P2 (P2.0 to P2.1) pin functions PIN NAME (P2.X) (P2 X) P2.0/TA2/S1 / / P2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P2 pin schematic: P2.2 to P2.3, input/output with Schmitt trigger 0 P2DIR.x Direction 0: Input 1: Output 1 Module X OUT 0 P2OUT.x 1 Pad Logic P2.2/TB1 P2.3/TB2 P2SEL.x P2IN.x EN Module X IN D P2IE.x P2IRQ.x EN Q Set P2IFG.x P2SEL.x P2IES.x Interrupt Edge Select Port P2 (P2.2 to P2.3) pin functions PIN NAME (P2.X) (P2 X) P2.2/TB1 / X 2 FUNCTION P2.x (I/O) Timer_B3.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P2 pin schematic: P2.4 and P2.5, input/output with Schmitt trigger P2DIR.x 0 Module direction 1 P2OUT.x 0 Module X OUT Direction 0: Input 1: Output Pad Logic 1 P2.4/UCA0TXD/UCA0SIMO P2.5/UCA0RXD/UCA0SOMI P2SEL.x P2IN.x EN Module X IN D P2IE.x EN P2IRQ.x Q Set P2IFG.x P2SEL.x P2IES.x Interrupt Edge Select Port P2 (P2.4 and P2.5) pin functions PIN NAME (P2.X) (P2 X) X P2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P2 pin schematic: P2.6 and P2.7, inpututput with Schmitt trigger LCDS0 Pad Logic Segment Sy P2DIR.x 0 Direction 0: Input 1: Output 1 P2OUT.x 0 0/1 1 P2.6/CAOUT/S2 P2.7/S3 Bus Keeper EN P2SEL.x P2IN.x P2IE.x P2IRQ.x EN Q Set P2IFG.x P2SEL.x Interrupt Edge Select P2IES.x Port P2 (P2.6 and P2.7) pin functions PIN NAME (P2.X) (P2 X) P2.6/CAOUT/S2 / / P2.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P3 pin schematic: P3.0 and P3.3, input/output with Schmitt trigger P3DIR.x 0 Module direction 1 P3OUT.x 0 Module X OUT Pad Logic Direction 0: Input 1: Output 1 P3.0/UCB0STE/UCA0CLK P3.3/UCB0CLK/UCA0STE P3SEL.x P3IN.x EN Module X IN D Port P3 (P3.0 and P3.3) pin functions PIN NAME (P3.X) (P3 X) X P3.0/UCB0STE/ / / UCA0CLK 0 P3.3/UCB0CLK/ / / UCA0STE 3 FUNCTION P3.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P3 pin schematic: P3.1 and P3.2, input/output with Schmitt trigger Pad Logic LCDS24 Segment Sy P3DIR.x 0 Module direction 1 P3OUT.x 0 Module X OUT Direction 0: Input 1: Output 1 P3.1/UCB0SIMO/UCB0SDA/S26 P3.2/UCB0SOMI/UCB0SCL/S27 Bus Keeper EN P3SEL.x P3IN.x EN Module X IN D Port P3 (P3.1 and P3.2) pin functions PIN NAME (P3.X) (P3 X) P3.1/UCB0SIMO/ / / UCB0SDA/S26 P3.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P3 pin schematic: P3.4 to P3.7, input/output with Schmitt trigger LCDS28 Pad Logic Segment Sy P3DIR.x 0 Direction 0: Input 1: Output 1 P3OUT.x 0 Module X Out 1 P3.4/S28 P3.5/S29 P3.6/S30 P3.7/S31 Bus Keeper EN P3SEL.x P3IN.x Port P3 (P3.4 to P3.7) pin functions PIN NAME (P3.X) (P3 X) P3.4/S28 / X 4 CONTROL BITS / SIGNALS FUNCTION P3.x (I/O) S28 P3.5/S29 / 5 P3.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P4 pin schematic: P4.0 to P4.7, input/output with Schmitt trigger LCDS4/8 Pad Logic Segment Sy P4DIR.x 0 Direction 0: Input 1: Output 1 P4OUT.x 0 0/1 1 P4.0/S11 P4.1/S10 P4.2/S9 P4.3/S8 P4.4/S7 P4.5/S6 P4.6/S5 P4.7/S4 Bus Keeper EN P4SEL.x P4IN.x Port P4 (P4.0 and P4.7) pin functions PIN NAME (P4.X) (P4 X) X P4.0/S11 / 0 P4.1/S10 / 1 CONTROL BITS / SIGNALS FUNCTION P4.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P5 pin schematic: P5.0 and P5.1, input/output with Schmitt trigger LCDS20 Pad Logic Segment Sy P5DIR.x 0 Direction 0: Input 1: Output 1 P5OUT.x 0 0/1 1 P5.0/S20 P5.1/S21 Bus Keeper EN P5SEL.x P5IN.x Port P5 (P5.0 and P5.1) pin functions PIN NAME (P5.X) (P5 X) X P5.0/S20 / 0 P5.1/S21 / 1 CONTROL BITS / SIGNALS FUNCTION P5.x (I/O) S20 P5.x (I/O) S21 P5DIR.x P5SEL.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P5 pin schematic: P5.2 to P5.7, input/output with Schmitt trigger Pad Logic LCD Signal P5DIR.x 0 Direction 0: Input 1: Output 1 P5OUT.x 0 0/1 1 Bus Keeper EN P5SEL.x P5IN.x P5.2/COM1 P5.3/COM2 P5.4/COM3 P5.5/R23 P5.6/LCDREF/R13 P5.7/R03 Port P5 (P5.2 to P5.7) pin functions PIN NAME (P5.X) (P5 X) P5.2/COM1 / X 2 FUNCTION P5.x (I/O) COM1 P5.3/COM2 / 3 P5.4/COM3 / 4 P5.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P6 pin schematic: P6.0 and P6.3, input/output with Schmitt trigger INCH=y Pad Logic Ay+ P6DIR.x 0 Direction 0: Input 1: Output 1 P6OUT.x 0 Module X OUT 1 P6.0/A0+ P6.3/A1+ Bus Keeper EN P6SEL.x P6IN.x Port P6 (P6.0 and P6.3) pin functions PIN NAME (P6.X) (P6 X) P6.0/A0+ / X 0 FUNCTION P6.x (I/O) A0+ P6.3/A1+ / 3 P6.x (I/O) A1+ CONTROL BITS / SIGNALS P6DIR.x P6SEL.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P6 pin schematic: P6.1 and P6.4, input/output with Schmitt trigger Pad Logic Ay- IN CH=y P6DIR .x 0 Direction 0: Input 1: O utput 1 P6O UT.x 0 0/1 1 P6.1/A0P6.4/A1- Bus Keeper EN P6SEL.x P6IN.x Port P6 (P6.1 and P6.4) pin functions PIN NAME (P6.X) (P6 X) P6.1/A0-/ X 1 FUNCTION P6.x (I/O) A0-- P6.4/A1-/ 4 P6.x (I/O) A1-- NOTES: 1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P6 pin schematic: P6.2, P6.5 and P6.6, input/output with Schmitt trigger P6DIR.x 0 Direction 0: Input 1: Output 1 P6O UT.x 0 0/1 1 Pad Logic P6.2 P6.5 P6.6 Bus Keeper EN P6SEL.x P6IN.x Port P6 (P6.2, P6.5 and P6.6) pin functions PIN NAME (P6.X) (P6 X) X FUNCTION CONTROL BITS / SIGNALS P6DIR.x P6SEL.x P6.2 2 P6.x (I/O) I: 0, O: 1 0 P6.5 5 P6.x (I/O) I: 0, O: 1 0 P6.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Port P6 pin schematic: P6.7, input/output with Schmitt trigger VLDx = 1111 To SVS Mux P6DIR.7 0 Pad Logic Direction 0: Input 1: Output 1 P6.7/SVSIN P6OUT.7 0 Module X OUT 1 Bus Keeper EN P6SEL.7 P6IN.7 Port P6 (P6.7) pin functions PIN NAME (P6.X) (P6 X) P6.7/SVSIN / X 7 CONTROL BITS / SIGNALS FUNCTION P6.x (I/O) SVSIN NOTES: 1.
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION Segment pin schematic: Sx, dedicated Segment Pins LCDS12/16/20/24 Pad Logic Segment Sx Sx Sx pin functions PIN NAME X CONTROL BITS / SIGNALS FUNCTION LCDSy Sx 12 Sx 13 Sx 14 Sx 15 Sx 16 Sx 17 Sx 18 Sx 1 (LCDS12) 3-state 0 (LCDS12) Sx 1 (LCDS12) 3-state 0 (LCDS12) Sx 1 (LCDS12) 3-state 0 (LCDS12) Sx 1 (LCDS12) 3-state 0 (LCDS12) Sx 1 (LCD16) 3-state 0 (LCD16)
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 APPLICATION INFORMATION JTAG pins: TMS, TCK, TDI/TCLK, TDO/TDI, input/output with Schmitt trigger TDO Controlled by JTAG Controlled by JTAG JTAG TDO/TDI Controlled by JTAG DVCC DVCC TDI Fuse Burn & Test Fuse Test TDI/TCLK and Emulation Module DVCC TMS TMS DVCC During Programming Activity and During Blowing of the Fuse, Pin TDO/TDI Is Used to Apply the Test Input Data for JTAG Circuitry TCK TCK JTAG fuse check mo
MSP430F47x MIXED SIGNAL MICROCONTROLLER SLAS629A -- MARCH 2009 -- REVISED APRIL 2009 Data Sheet Revision History LITERATURE NUMBER SLAS629A SLAS629 SUMMARY Production Data release Product Preview release POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 83
PACKAGE OPTION ADDENDUM www.ti.
PACKAGE OPTION ADDENDUM www.ti.com 5-Oct-2012 ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
MECHANICAL DATA MTQF010A – JANUARY 1995 – REVISED DECEMBER 1996 PN (S-PQFP-G80) PLASTIC QUAD FLATPACK 0,27 0,17 0,50 0,08 M 41 60 61 40 80 21 0,13 NOM 1 20 Gage Plane 9,50 TYP 12,20 SQ 11,80 14,20 SQ 13,80 0,25 0,05 MIN 0°– 7° 0,75 0,45 1,45 1,35 Seating Plane 0,08 1,60 MAX 4040135 / B 11/96 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C.
MECHANICAL DATA MTQF013A – OCTOBER 1994 – REVISED DECEMBER 1996 PZ (S-PQFP-G100) PLASTIC QUAD FLATPACK 0,27 0,17 0,50 75 0,08 M 51 76 50 100 26 1 0,13 NOM 25 12,00 TYP Gage Plane 14,20 SQ 13,80 16,20 SQ 15,80 0,05 MIN 1,45 1,35 0,25 0°– 7° 0,75 0,45 Seating Plane 0,08 1,60 MAX 4040149 /B 11/96 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C.
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.