Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Op-amp Multi-purpose SOIC 8

FEATURES

● VERY LOW NOISE: 4.5nV/√Hz at 10kHz

● FAST SETTLING TIME:

OPA627—550ns to 0.01%

OPA637—450ns to 0.01%

● LOW V

: 100µV max

● LOW DRIFT: 0.8

µV/°C max

● LOW I

: 5pA max

● OPA627: Unity-Gain Stable

● OPA637: Stable in Gain

≥ 5

OPA627

OPA637

DESCRIPTION

The OPA627 and OPA637

Difet

operational amplifi-

ers provide a new level of performance in a precision

FET op amp. When compared to the popular OPA111

op amp, the OPA627/637 has lower noise, lower offset

voltage, and much higher speed. It is useful in a broad

range of precision and high speed analog circuitry.

The OPA627/637 is fabricated on a high-speed, dielec-

trically-isolated complementary NPN/PNP process. It

operates over a wide range of power supply voltage—

±4.5V to ±18V. Laser-trimmed

Difet

input circuitry

provides high accuracy and low-noise performance

comparable with the best bipolar-input op amps.

High frequency complementary transistors allow in-

creased circuit bandwidth, attaining dynamic perform-

ance not possible with previous precision FET op

amps. The OPA627 is unity-gain stable. The OPA637

is stable in gains equal to or greater than five.

Difet

fabrication achieves extremely low input bias

currents without compromising input voltage noise

performance. Low input bias current is maintained

over a wide input common-mode voltage range with

unique cascode circuitry.

The OPA627/637 is available in plastic DIP, SOIC

and metal TO-99 packages. Industrial and military

temperature range models are available.

Difet

, Burr-Brown Corp.

Precision High-Speed

Difet

OPERATIONAL AMPLIFIERS

APPLICATIONS

● PRECISION INSTRUMENTATION

● FAST DATA ACQUISITION

● DAC OUTPUT AMPLIFIER

● OPTOELECTRONICS

● SONAR, ULTRASOUND

● HIGH-IMPEDANCE SENSOR AMPS

● HIGH-PERFORMANCE AUDIO CIRCUITRY

● ACTIVE FILTERS

Trim

+In

–In

Output

–V

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111

Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

OPA627

SBOS165

Summary of content (23 pages)

PAGE 1
® OPA627 OPA637 OPA 627 OPA 627 Precision High-Speed Difet ® OPERATIONAL AMPLIFIERS FEATURES APPLICATIONS ● VERY LOW NOISE: 4.5nV/√Hz at 10kHz ● FAST SETTLING TIME: OPA627—550ns to 0.01% OPA637—450ns to 0.01% ● PRECISION INSTRUMENTATION ● FAST DATA ACQUISITION ● DAC OUTPUT AMPLIFIER ● OPTOELECTRONICS ● LOW VOS: 100µV max ● LOW DRIFT: 0.
PAGE 2
SPECIFICATIONS ELECTRICAL At TA = +25°C, and VS = ±15V, unless otherwise noted. OPA627BM, BP, SM OPA637BM, BP, SM PARAMETER CONDITIONS OFFSET VOLTAGE (1) Input Offset Voltage AP, BP, AU Grades Average Drift AP, BP, AU Grades Power Supply Rejection VS = ±4.5 to ±18V INPUT BIAS CURRENT (2) Input Bias Current Over Specified Temperature SM Grade Over Common-Mode Voltage Input Offset Current Over Specified Temperature SM Grade MIN TYP MAX 100 250 0.8 2 106 40 100 0.4 0.
PAGE 3
PIN CONFIGURATIONS ABSOLUTE MAXIMUM RATINGS(1) Top View Supply Voltage .................................................................................. ±18V Input Voltage Range .............................................. +VS + 2V to –VS – 2V Differential Input Range ....................................................... Total VS + 4V Power Dissipation ........................................................................ 1000mW Operating Temperature M Package .....................................
PAGE 4
TYPICAL PERFORMANCE CURVES At TA = +25°C, and VS = ±15V, unless otherwise noted. TOTAL INPUT VOLTAGE NOISE vs BANDWIDTH INPUT VOLTAGE NOISE SPECTRAL DENSITY 100 Input Voltage Noise (µV) 100 10 10 1 0.1 RMS 0.
PAGE 5
TYPICAL PERFORMANCE CURVES (CONT) At TA = +25°C, and VS = ±15V, unless otherwise noted.
PAGE 6
TYPICAL PERFORMANCE CURVES (CONT) At TA = +25°C, and VS = ±15V, unless otherwise noted. SUPPLY CURRENT vs TEMPERATURE OUTPUT CURRENT LIMIT vs TEMPERATURE 100 8 +IL at VO = 0V Output Current (mA) Supply Current (mA) 80 7.5 7 6.
PAGE 7
TYPICAL PERFORMANCE CURVES (CONT) At TA = +25°C, and VS = ±15V, unless otherwise noted. INPUT BIAS CURRENT vs POWER SUPPLY VOLTAGE INPUT BIAS AND OFFSET CURRENT vs JUNCTION TEMPERATURE 20 10k 100 Input Bias Current (pA) Input Current (pA) 1k IB 10 IOS 1 NOTE: Measured fully warmed-up. 15 TO-99 10 Plastic DIP, SOIC 5 TO-99 with 0807HS Heat Sink 0 0.
PAGE 8
TYPICAL PERFORMANCE CURVES (CONT) At TA = +25°C, and VS = ±15V, unless otherwise noted. SETTLING TIME vs ERROR BAND 1500 – 1000 + RF –5V 2kΩ OPA627 RI 2kΩ RF 2kΩ CF 6pF OPA637 500Ω 2kΩ 4pF Settling Time (µs) +5V RI Settling Time (ns) SETTLING TIME vs LOAD CAPACITANCE 3 CF OPA627 G = –1 500 OPA637 G = –4 Error Band: ±0.01% 2 OPA627 G = –1 1 OPA637 G = –4 0 0.001 0 0.01 0.
PAGE 9
OFFSET VOLTAGE ADJUSTMENT The OPA627/637 is laser-trimmed for low offset voltage and drift, so many circuits will not require external adjustment. Figure 3 shows the optional connection of an external potentiometer to adjust offset voltage. This adjustment should not be used to compensate for offsets created elsewhere in a system (such as in later amplification stages or in an A/D converter) because this could introduce excessive temperature drift.
PAGE 10
INPUT BIAS CURRENT Difet fabrication of the OPA627/637 provides very low input bias current. Since the gate current of a FET doubles approximately every 10°C, to achieve lowest input bias current, the die temperature should be kept as low as possible. The high speed and therefore higher quiescent current of the OPA627/637 can lead to higher chip temperature.
PAGE 11
INPUT PROTECTION Sometimes input protection is required on I/V converters of inverting amplifiers (Figure 7b). Although in normal operation, the voltage at the summing junction will be near zero (equal to the offset voltage of the amplifier), large input transients may cause this node to exceed 2V beyond the power supplies. In this case, the summing junction should be protected with diode clamps connected to ground.
PAGE 12
LARGE SIGNAL RESPONSE +10 0 VOUT (V) VOUT (V) +10 (C) –10 0 (D) –10 6pF(1) NOTE: (1) Optimum value will depend on circuit board layout and stray capacitance at the inverting input. When driven with a very fast input step (left), common-mode transients cause a slight variation in input stage currents which will reduce output slew rate. If the input step slew rate is reduced (right), output slew rate will increase slightly. 2kΩ G = –1 – 2kΩ VOUT + OPA627 FIGURE 9.
PAGE 13
Error Out / RI 2kΩ CF HP50822835 RI , R 1 CF Error Band (0.01%) 2kΩ OPA627 OPA637 2kΩ 6pF ±0.5mV 500Ω 4pF ±0.2mV +15V RI High Quality Pulse Generator – 51Ω NOTE: CF is selected for best settling time performance depending on test fixture layout. Once optimum value is determined, a fixed capacitor may be used. ±5V Out + –15V FIGURE 11. Settling Time and Slew Rate Test Circuit.
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.
PAGE 16
PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant OPA627AU/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 OPA637AU/2K5 SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.
PAGE 18
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) OPA627AU/2K5 SOIC D 8 2500 367.0 367.0 35.0 OPA637AU/2K5 SOIC D 8 2500 367.0 367.0 35.
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.