Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - Op-amp Scrambler (zero drift) SOIC 8

FEATURES

D LOW OFFSET VOLTAGE: 5µV (max)

D ZERO DRIFT: 0.05µV/°C max

D QUIESCENT CURRENT: 750µA (max)

D SINGLE-SUPPLY OPERATION

D LOW BIAS CURRENT: 200pA (max)

D SHUTDOWN

D MicroSIZE PACKAGES

D WIDE SUPPLY RANGE: 2.7V to 12V

APPLICATIONS

D TRANSDUCER APPLICATIONS

D TEMPERATURE MEASUREMENTS

D ELECTRONIC SCALES

D MEDICAL INSTRUMENTATION

D BATTERY-POWERED INSTRUMENTS

D HANDHELD TEST EQUIPMENT

DESCRIPTION

The OPA734 and OPA735 series of CMOS operational

amplifiers use auto-zeroing techniques to simultaneously

provide low offset voltage (5µV max) and near-zero drift

over time and temperature. These miniature, high-preci-

sion, low quiescent current amplifiers offer high input

impedance and rail-to-rail output swing within 50mV of the

rails. Either single or bipolar supplies can be used in the

range of +2.7V to +12V (±1.35V to ±6V). They are

optimized for low-voltage, single-supply operation.

The OPA734 family includes a shutdown mode. Under

logic control, the amplifiers can be switched from normal

operation to a standby current that is 9µA (max) and the

output placed in a high-impedance state.

The single version is available in the MicroSIZE SOT23-5

(SOT23-6 for shutdown version) and the SO-8 packages.

The dual version is available in the MSOP-8 and SO-8

packages (MSOP-10 only for the shutdown version). All

versions are specified for operation from −40°C to +85°C.

1/2

OPA2735

10kΩ

1kΩ

1/2

OPA2735

Ω

1nF

10V

1nF

10nF

1nF

REF

= 15V

REF102

G=1+2

OPA734, OPA2734

OPA735, OPA2735

SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005

0.05µV/°C max, SINGLE-SUPPLY CMOS

OPERATIONAL AMPLIFIERS

Zer∅-Drift Series

         

          

 !     !   

www.ti.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments

semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Summary of content (27 pages)

PAGE 1
OPA734, OPA2734 OPA735, OPA2735 SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005 0.05µV/°C max, SINGLE-SUPPLY CMOS OPERATIONAL AMPLIFIERS Zer∅-Drift Series FEATURES D D D D D D D D DESCRIPTION The OPA734 and OPA735 series of CMOS operational amplifiers use auto-zeroing techniques to simultaneously provide low offset voltage (5µV max) and near-zero drift over time and temperature.
PAGE 2
"#$% &"#$ "#'% &"#' www.ti.com SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005 ABSOLUTE MAXIMUM RATINGS(1) Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +13.2V Signal Input Terminals, Voltage(2) . . . . . . . . . . . (V−) − 0.5V to (V+) + 0.5V Current(2) . . . . . . . . . . . . . . . . . . . . . . . . . . . ±10mA Output Short Circuit(3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Continuous Operating Temperature . . .
PAGE 3
"#$% &"#$ "#'% &"#' www.ti.com SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005 ELECTRICAL CHARACTERISTICS: VS = ±5V (VS = +10V) Boldface limits apply over the specified temperature range, TA = −40°C to +85°C. At TA = +25°C, RL = 10kΩ connected to VS/2, and VOUT = VS/2, unless otherwise noted.
PAGE 4
"#$% &"#$ "#'% &"#' www.ti.
PAGE 5
"#$% &"#$ "#'% &"#' www.ti.com SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005 TYPICAL CHARACTERISTICS At TA = +25°C, VS = ±5V (same as +10V). OUTPUT VOLTAGE DRIFT PRODUCTION DISTRIBUTION OUTPUT VOLTAGE PRODUCTION DISTRIBUTION Offset Voltage (µV) 0.050 0.045 0.040 0.035 0.030 0.025 0.020 0.015 0.010 0.005 −5.0 −4.5 −4.0 −3.5 −3.0 −2.5 −2.0 −1.5 −1.0 −0.5 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.
PAGE 6
"#$% &"#$ "#'% &"#' www.ti.com SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005 TYPICAL CHARACTERISTICS (continued) At TA = +25°C, VS = ±5V (same as +10V). 180 160 160 140 140 120 120 100 100 80 80 60 60 40 40 20 20 0 0 Output Voltage (2V/div) LARGE−SIGNAL RESPONSE 180 Phase Margin (_) AOL (dB) OPEN−LOOP GAIN AND PHASE MARGIN vs FREQUENCY −20 −20 −40 0.
PAGE 7
"#$% &"#$ "#'% &"#' www.ti.com SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005 TYPICAL CHARACTERISTICS (continued) At TA = +25°C, VS = ±5V (same as +10V). VOLTAGE NOISE vs FREQUENCY POWER−SUPPLY REJECTION RATIO vs FREQUENCY 1k 160 140 +PSRR Noise (nV/√Hz) 100 80 −PSRR 60 100 40 20 10 0 1 10 100 1k 10k 100k 1 1M 10 100 1k 10k 100k Frequency (Hz) Frequency (Hz) SAMPLING FREQUENCY vs TEMPERATURE 0.1Hz TO 10Hz NOISE 20.0 Sampling Frequency (kHz) 19.5 1µV/div 19.
PAGE 8
"#$% &"#$ "#'% &"#' www.ti.com SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005 APPLICATIONS INFORMATION The OPA734 and OPA735 series of op amps are unity-gain stable and free from unexpected output phase reversal. They use auto-zeroing techniques to provide low offset voltage and demonstrate very low drift over time and temperature. Good layout practice mandates the use of a 0.1µF capacitor placed closely across the supply pins.
PAGE 9
"#$% &"#$ "#'% &"#' www.ti.com SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005 Low-gain (< 20) operation demands that the auto-zero circuitry correct for common-mode rejection errors of the main amplifier. Because these errors can be larger than 0.1% of a full-scale input step change, one calibration cycle (100µs) can be required to achieve full accuracy. The term clock feedthrough describes the presence of the clock frequency in the output spectrum.
PAGE 10
"#$% &"#$ "#'% &"#' www.ti.com SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005 C2 = 1nF R4 = 10kΩ +5V R1 RF 300Ω VIN ADS8342 ADS8325 ADS1100 OPA735 R2 CF 500pF 0.1V to 4.9V VREF C1 1nF R3 10kΩ Optional filter for use with SAR−type converters operating at sampling rates of 50kHz and below. VIN VREF R1 R2 ±10V ±5V 0V to 10V 0V to 5V 5V 5V 5V 5V 42.2kΩ 20.8kΩ 20.8kΩ 10.5kΩ 14.7kΩ 19.6kΩ 5.11kΩ 10kΩ Figure 4. Driving ADC R4 10kΩ C4 1µF C3 1µF R9 10kΩ R5 1.
PAGE 11
"#$% &"#$ "#'% &"#' www.ti.com SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005 +5V R1 536kΩ R1 536kΩ C3 10nF −5V R3 268kΩ C1 5nF VOUT OPA735 C2 5nF fn = R = R 1 = R2 = 2R3 1 ; where C = C 1 = C2 = C3/2 2 π RC (f n = 60Hz for values shown) Figure 6. Twin-T Notch Filter C2 68.0nF R1 10.6kΩ R2 2.64kΩ 1/2 R3 20.8kΩ OP A2 735 1/2 VIN C3 6.80nF C1 15.0nF O PA2735 VOUT Cutoff frequency = 2kHz for values shown.
PAGE 12
"#$% &"#$ "#'% &"#' www.ti.com SBOS282B − DECEMBER 2003 − REVISED FEBRUARY 2005 1nF 1kΩ 49kΩ Enable A G = 50 OPA734 VIN A VOUT Enable B G=1 OPA734 VIN B Enable inputs are CMOS logic compatible. Figure 9. High-Precision 2-Input MUX for Programmable Gain +VS 2.7V to 12V Load OPA735 Shunt RS 10mΩ VOUT = 1V/A (referred to ground) IL R1 100Ω R2 10kΩ C1 1nF Figure 10.
PAGE 13
PACKAGE OPTION ADDENDUM www.ti.
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 (4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided.
PAGE 16
PACKAGE MATERIALS INFORMATION www.ti.com 19-Nov-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing OPA2734AIDGSR VSSOP DGS 10 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 OPA2734AIDGST VSSOP DGS 10 250 180.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 OPA2735AIDGKR VSSOP DGK 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 19-Nov-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) OPA2734AIDGSR VSSOP DGS 10 2500 367.0 367.0 35.0 OPA2734AIDGST VSSOP DGS 10 250 210.0 185.0 35.0 OPA2735AIDGKR VSSOP DGK 8 2500 367.0 367.0 35.0 OPA2735AIDGKT VSSOP DGK 8 250 210.0 185.0 35.0 OPA2735AIDR SOIC D 8 2500 367.0 367.0 35.0 OPA735AIDR SOIC D 8 2500 367.0 367.0 35.
PAGE 18
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
PAGE 24
PAGE 25
PAGE 26
PAGE 27
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.