Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsInterface ICsInterface IC - customised LQFP 208

PCI2050B

PCI-to-PCI Bridge

October 2013 Connectivity Solutions

Data Manual

SCPS076G

Summary of content (88 pages)

PAGE 1
PCI2050B PCI-to-PCI Bridge Data Manual October 2013 Connectivity Solutions SCPS076G
PAGE 2
Contents Section 1 2 3 Title Page Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1−1 1.1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1−1 1.2 Related Documents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1−2 1.3 Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1−2 1.
PAGE 3
Section 3.16 4 5 iv Title GPIO Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.16.1 Secondary Clock Mask . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.16.2 Transaction Forwarding Control . . . . . . . . . . . . . . . . . . . . . . . 3.17 PCI Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3.17.1 Behavior in Low-Power States . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 4
Section 6 7 Title 5.4 P_SERR Event Disable Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5 GPIO Output Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.6 GPIO Output Enable Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.7 GPIO Input Data Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.8 Secondary Clock Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.
PAGE 5
List of Illustrations Figure 2−1 2−2 2−3 3−1 3−2 3−3 3−4 3−5 3−6 6−1 6−3 6−4 vi Title Page PCI2050B GHK/ZHK Terminal Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2−1 PCI2050B PDV Terminal Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2−2 PCI2050B PPM Terminal Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2−3 System Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 6
List of Tables Table 2−1 2−2 2−3 2−4 2−5 2−6 2−7 2−8 2−9 2−10 2−11 2−12 2−13 2−14 2−15 3−1 3−2 3−3 3−4 3−5 3−6 4−1 4−2 4−3 4−4 4−5 5−1 5−2 5−3 5−4 5−5 5−6 5−7 5−8 5−9 5−10 5−11 Title Page 208-Terminal PDV Signal Names Sorted by Terminal Number . . . . . . . . 2−4 208-Terminal PPM Signal Names Sorted by Terminal Number . . . . . . . . 2−5 257-Terminal GHK/ZHK Signal Names Sorted by Terminal Number . . . 2−6 208-Terminal PDV Signal Names Sorted Alphabetically . . . . . . . . . . . . . .
PAGE 7
Table Title 5−12 PMCSR Bridge Support Register Description . . . . . . . . . . . . . . . . . . . . . . . 5−13 Hot-Swap Control Status Register Description . . . . . . . . . . . . . . . . . . . . . . 5−14 Diagnostics Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 8
1 Introduction The Texas Instruments PCI2050B PCI-to-PCI bridge provides a high performance connection path between two peripheral component interconnect (PCI) buses operating at a maximum bus frequency of 66-MHz. Transactions occur between masters on one and targets on another PCI bus, and the PCI2050B bridge allows bridged transactions to occur concurrently on both buses.
PAGE 9
1.2 Related Documents • Advanced Configuration and Power Interface (ACPI) Specification (Revision 1.0) • IEEE Standard Test Access Port and Boundary-Scan Architecture • PCI Local Bus Specification (Revision 2.2) • PCI-to-PCI Bridge Specification (Revision 1.1) • PCI Bus Power Management Interface Specification (Revision 1.1) • PICMG CompactPCI Hot-Swap Specification (Revision 1.0) 1.3 Trademarks CompactPCI is a trademark of PICMG − PCI Industrial Computer Manufacturers Group, Inc.
PAGE 10
2 Terminal Descriptions The PCI2050B device is available in four packages, a 257-terminal GHK MicroStar BGA™ package, a 257-terminal RoHS-compliant ZHK MicroStar BGA™ package, a 208-terminal PDV package, or a 208-terminal PPM package. The GHK and ZHK packages are mechanically and electrically identical, but the ZHK is a RoHS-compliant design. Throughout the remainder of this manual, only the GHK package designator is used for either the GHK or the ZHK package. Figure 2−1 is the GHK-package terminal diagram.
PAGE 11
157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 PCI2050B 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 VCC S_REQ1 S_REQ2 S_REQ3 S_REQ4 S_REQ5 S_REQ6 S_REQ7 S_REQ8 S_GNT0 S_GNT1 GND S_GNT2 S_GNT3 S_GNT4 S_GNT5 S_GNT6 S_GNT7 S_GNT8 GND
PAGE 12
PCI2050B 104 103 102 101 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204
PAGE 13
Table 2−1. 208-Terminal PDV Signal Names Sorted by Terminal Number PDV NO. 2−4 SIGNAL NAME PDV NO. SIGNAL NAME PDV NO. SIGNAL NAME PDV NO. SIGNAL NAME PDV NO.
PAGE 14
Table 2−2. 208-Terminal PPM Signal Names Sorted by Terminal Number PPM NO. SIGNAL NAME PPM NO. SIGNAL NAME PPM NO. SIGNAL NAME PPM NO. SIGNAL NAME PPM NO.
PAGE 15
Table 2−3. 257-Terminal GHK/ZHK Signal Names Sorted by Terminal Number GHK NO. † SIGNAL NAME A2 NC A3 A4 A5 A6 GHK NO. SIGNAL NAME GHK NO. SIGNAL NAME GHK NO.
PAGE 16
Table 2−3. 257-Terminal GHK/ZHK Signal Names Sorted by Terminal Number (Continued) GHK NO. SIGNAL NAME GHK NO. SIGNAL NAME GHK NO. SIGNAL NAME GHK NO. SIGNAL NAME GHK NO.
PAGE 17
Table 2−4. 208-Terminal PDV Signal Names Sorted Alphabetically SIGNAL NAME PDV NO. SIGNAL NAME PDV NO. SIGNAL NAME PDV NO. SIGNAL NAME PDV NO. SIGNAL NAME PDV NO.
PAGE 18
Table 2−5. 208-Terminal PPM Signal Names Sorted Alphabetically SIGNAL NAME PPM NO. SIGNAL NAME PPM NO. SIGNAL NAME PPM NO. SIGNAL NAME PPM NO. SIGNAL NAME PPM NO.
PAGE 19
Table 2−6. 257-Terminal GHK/ZHK Signal Names Sorted Alphabetically SIGNAL NAME GHK NO. SIGNAL NAME GHK NO. SIGNAL NAME GHK NO. SIGNAL NAME GHK NO. SIGNAL NAME GHK NO.
PAGE 20
Table 2−6. 257-Terminal GHK/ZHK Signal Names Sorted Alphabetically (Continued) SIGNAL NAME S_REQ8 S_RST GHK NO. SIGNAL NAME GHK NO. SIGNAL NAME GHK NO. SIGNAL NAME G5 TMS K14 VCC E11 VCC J5 GHK NO. SIGNAL NAME GHK NO.
PAGE 21
The terminals are grouped in tables by functionality, such as PCI system function and power-supply function (see Table 2−7 through Table 2−15). The terminal numbers also are listed for convenient reference. Table 2−7. Primary PCI System Terminals TERMINAL NAME PDV/ PPM NO. GHK/ ZHK NO. I/O DESCRIPTION P_CLK 45 P3 I Primary PCI bus clock. P_CLK provides timing for all transactions on the primary PCI bus. All primary PCI signals are sampled at rising edge of P_CLK. P_RST 43 P2 I PCI reset.
PAGE 22
Table 2−9. Primary PCI Interface Control Terminals TERMINAL NAME PDV/ PPM NO. GHK/ ZHK NO. I/O DESCRIPTION P_DEVSEL 84 R11 I/O Primary device select. The bridge asserts P_DEVSEL to claim a PCI cycle as the target device. As a PCI master on the primary bus, the bridge monitors P_DEVSEL until a target responds. If no target responds before time-out occurs, then the bridge terminates the cycle with a master abort. P_FRAME 80 W11 I/O Primary cycle frame.
PAGE 23
Table 2−10. Secondary PCI System Terminals TERMINAL NAME PDV/ PPM NO. GHK/ ZHK NO. S_CLKOUT9 S_CLKOUT8 S_CLKOUT7 S_CLKOUT6 S_CLKOUT5 S_CLKOUT4 S_CLKOUT3 S_CLKOUT2 S_CLKOUT1 S_CLKOUT0 42 41 39 38 36 35 33 32 30 29 S_CLK 21 2−14 I/O DESCRIPTION P1 N6 N2 N1 M6 M3 M1 L5 L2 L1 O Secondary PCI bus clocks. Provide timing for all transactions on the secondary PCI bus. Each secondary bus device samples all secondary PCI signals at the rising edge of its corresponding S_CLKOUT input.
PAGE 24
Table 2−11. Secondary PCI Address and Data Terminals TERMINAL NAME PDV/ PPM NO. GHK/ ZHK NO.
PAGE 25
Table 2−12. Secondary PCI Interface Control Terminals TERMINAL NAME PDV/ PPM NO. GHK/ ZHK NO. I/O DESCRIPTION S_IRDY 177 C11 I/O Secondary initiator ready. S_IRDY indicates the ability of the secondary bus master to complete the current data phase of the transaction. A data phase is completed on a rising edge of S_CLK where both S_IRDY and S_TRDY are asserted; until S_IRDY and S_TRDY are asserted, wait states are inserted. S_LOCK 172 C12 I/O Secondary PCI bus lock.
PAGE 26
Table 2−14. Miscellaneous Terminals TERMINAL PDV/ PPM NO. NAME GHK/ ZHK NO. I/O DESCRIPTION BPCCE 44 N5 I Bus/power clock control management terminal. When this terminal is tied high and the PCI2050B device is placed in the D3 power state, it enables the PCI2050B device to place the secondary bus in the B2 power state. The PCI2050Bdevice disables the secondary clocks and drives them to 0. When tied low, placing the PCI2050B device in the D3 power state has no effect on the secondary bus clocks.
PAGE 27
2−18
PAGE 28
3 Feature/Protocol Descriptions The following sections give an overview of the PCI2050B PCI-to-PCI bridge features and functionality. Figure 3−1 shows a simplified block diagram of a typical system implementation using the PCI2050B bridge. CPU Host Bus Host Bridge Memory PCI Device PCI Device PCI Bus 0 PCI Option Card PCI2050B PCI Option Card PCI Bus 2 PCI Bus 1 PCI2050B PCI Device PCI Device (Option) PCI Option Slot Figure 3−1. System Block Diagram 3.
PAGE 29
3.1.1 Write Combining The PCI2050B bridge supports write combining for upstream and downstream transactions. This feature combines separate sequential memory write transactions into a single burst transaction. This feature can only be used if the address of the next memory write transaction is the next sequential address after the address of the last double word of the previous memory transaction.
PAGE 30
Table 3−1.
PAGE 31
Because type 1 configuration cycles are issued to devices on subordinate buses, the bridge claims type 1 cycles based on the bus number of the destination bus. The P_AD bus encoding during the address phase of a type 1 cycle is shown in Figure 3−3. The device number and bus number fields define the destination bus and device for the cycle. 31 24 23 16 Reserved 15 11 Device Number Bus Number 10 8 7 Function Number 2 Register Number 1 0 0 1 Figure 3−3.
PAGE 32
Table 3−2.
PAGE 33
PCI2050B S_CLK S_CLKOUT9 S_CLKOUT8 PCI Device S_CLKOUT2 PCI Device S_CLKOUT1 PCI Device S_CLKOUT0 PCI Device Figure 3−5. Secondary Clock Block Diagram 3.6 Bus Arbitration The PCI2050B bridge implements bus request (P_REQ) and bus grant (P_GNT) terminals for primary PCI bus arbitration. Nine secondary bus requests and nine secondary bus grants are provided on the secondary of the PCI2050B bridge. Ten potential initiators, including the bridge, can be located on the secondary bus.
PAGE 34
secondary bus grant terminals. Including the bridge, there are a total of ten potential secondary bus masters. These request and grant signals are connected to the internal arbiter. When an external arbiter is implemented, S_REQ8−S_REQ1 and S_GNT8−S_GNT1 are placed in a high-impedance mode. 3.6.3 External Secondary Bus Arbitration An external secondary bus arbiter can be used instead of the PCI2050B internal bus arbiter.
PAGE 35
3.8.4 Master Abort on Posted Writes If bit 4 in the P_SERR event disable register (PCI offset 64h, see Section 5.4) is 0 and a posted write transaction results in a master abort, then the PCI2050B bridge signals SERR on the initiating bus. When this occurs, bit 4 of the P_SERR status register (PCI offset 6Ah, see Section 5.9) is set. The status bit is cleared by writing a 1. 3.8.5 Master Delayed Write Time-Out If bit 5 in the P_SERR event disable register (PCI offset 64h, see Section 5.
PAGE 36
3.11 Discard Timer The PCI2050B bridge is free to discard the data or status of a delayed transaction that was completed with a delayed transaction termination when a bus master has not repeated the request within 210 or 215 PCI clocks (approximately 30 μs and 993 μs, respectively). The PCI Local Bus Specification recommends that a bridge wait 215 PCI clocks before discarding the transaction data or status. The PCI2050B bridge implements a discard timer for use in delayed transactions.
PAGE 37
Table 3−3. Configuration via MS0 and MS1 MS0 MS1 MODE 0 0 CompactPCI hot-swap friendly PCI Bus Power Management Interface Specification (Revision 1.1) HS_SWITCH/GPIO(3) functions as HS_SWITCH 0 1 CompactPCI hot-swap disabled PCI Bus Power Management Interface Specification (Revision 1.1) HS_SWITCH/GPIO(3) functions as GPIO(3) 1 X Intel™ compatible No cPCI hot swap PCI Bus Power Management Interface Specification (Revision 1.0) 3.
PAGE 38
3.15 JTAG Support The PCI2050B bridge implements a JTAG test port based on IEEE Standard 1149.1, IEEE Standard Test Access Port and Boundary-Scan Architecture. The JTAG test port consists of the following: • • • • • A 5-wire test access port A test access port controller An instruction register A bypass register A boundary-scan register 3.15.
PAGE 39
Table 3−5.
PAGE 40
Table 3−5.
PAGE 41
Table 3−5.
PAGE 42
3.16 GPIO Interface The PCI2050B bridge implements a four-terminal general-purpose I/O interface. Besides functioning as a general-purpose I/O interface, the GPIO terminals can read in the secondary clock mask and stop the bridge from accepting I/O and memory transactions. 3.16.1 Secondary Clock Mask The PCI2050B bridge uses GPIO0, GPIO2, and MSK_IN to shift in the secondary clock mask from an external shift register. A secondary clock mask timing diagram is shown in Figure 3−6.
PAGE 43
3.17 PCI Power Management The PCI Power Management Specification establishes the infrastructure required to let the operating system control the power of PCI functions. This is done by defining a standard PCI interface and operations to manage the power of PCI functions on the bus. The PCI bus and the PCI functions can be assigned one of four software visible power management states, which result in varying levels of power savings.
PAGE 44
4 Bridge Configuration Header The PCI2050B bridge is a single-function PCI device. The configuration header is in compliance with the PCI-to-PCI Bridge Specification (Revision 1.1). Table 4−1 shows the PCI configuration header, which includes the predefined portion of the bridge configuration space. The PCI configuration offset is shown in the right column under the OFFSET heading. Table 4−1.
PAGE 45
4.1 Vendor ID Register This 16-bit value is allocated by the PCI Special Interest Group (SIG) and identifies TI as the manufacturer of this device. The vendor ID assigned to TI is 104Ch. Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Vendor ID Name Type R R R R R R R R R R R R R R R R Default 0 0 0 1 0 0 0 0 0 1 0 0 1 1 0 0 Register: Type: Offset: Default: Vendor ID Read-only 00h 104Ch 4.
PAGE 46
4.3 Command Register The command register provides control over the bridge interface to the primary PCI bus. VGA palette snooping is enabled through this register, and all other bits adhere to the definitions in the PCI Local Bus Specification. Table 4−2 describes the bit functions in the command register.
PAGE 47
4.4 Status Register The status register provides device information to the host system. Bits in this register are cleared by writing a 1 to the respective bit; writing a 0 to a bit location has no effect. Table 4−3 describes the status register.
PAGE 48
4.5 Revision ID Register The revision ID register indicates the silicon revision of the PCI2050B bridge. Bit 7 6 5 4 3 2 1 0 Revision ID Name Type R R R R R R R R Default 0 0 0 0 0 0 1 0 Register: Type: Offset: Default: Revision ID Read-only 08h 02h (reflects the current revision of the silicon) 4.6 Class Code Register This register categorizes the PCI2050B bridge as a PCI-to-PCI bridge device (0604h) with a 00h programming interface.
PAGE 49
4.8 Primary Latency Timer Register The latency timer register specifies the latency timer for the bridge in units of PCI clock cycles. When the bridge is a primary PCI bus initiator and asserts P_FRAME, the latency timer begins counting from 0. If the latency timer expires before the bridge transaction has terminated, then the bridge terminates the transaction when its P_GNT is deasserted.
PAGE 50
4.11 Base Address Register 0 The bridge requires no additional resources. Base address register 0 is read-only and returns 0s when read.
PAGE 51
4.14 Secondary Bus Number Register The secondary bus number register indicates the secondary bus number to which the bridge is connected. The PCI2050B bridge uses this register, in conjunction with the primary bus number and subordinate bus number registers, to determine when to forward PCI configuration cycles to the secondary buses. Configuration cycles directed to the secondary bus are converted to type 0 configuration cycles.
PAGE 52
4.17 I/O Base Register The I/O base register is used in decoding I/O addresses to pass through the bridge. The bridge supports 32-bit I/O addressing; thus, bits 3−0 are read-only and default to 0001b. The upper four bits are writable and correspond to address bits AD15−AD12. The lower 12 address bits of the I/O base address are considered 0. Thus, the bottom of the defined I/O address range is aligned on a 4K-byte boundary.
PAGE 53
4.19 Secondary Status Register The secondary status register is similar in function to the status register (offset 06h, see Section 4.4); however, its bits reflect status conditions of the secondary interface. Bits in this register are cleared by writing a 1 to the respective bit.
PAGE 54
4.20 Memory Base Register The memory base register defines the base address of a memory-mapped I/O address range used by the bridge to determine when to forward memory transactions from one interface to the other. The upper 12 bits of this register are read/write and correspond to the address bits AD31−AD20. The lower 20 address bits are considered 0s; thus, the address range is aligned to a 1M-byte boundary. The bottom four bits are read-only and return 0s when read.
PAGE 55
4.23 Prefetchable Memory Limit Register The prefetchable memory limit register defines the upper-limit address of a prefetchable memory address range used to determine when to forward memory transactions from one interface to the other. The upper 12 bits of this register are read/write and correspond to the address bits AD31−AD20. The lower 20 address bits are considered 1s; thus, the address range is aligned to a 1M-byte boundary. The bottom four bits are read-only and return 0s when read.
PAGE 56
4.25 Prefetchable Limit Upper 32 Bits Register The prefetchable limit upper 32 bits register plus the prefetchable memory limit register defines the base address of the 64-bit prefetchable memory address range used by the bridge to determine when to forward memory transactions from one interface to the other. The prefetchable limit upper 32 bits register must be programmed to all zeros when 32-bit addressing is being used.
PAGE 57
4.28 Capability Pointer Register The capability pointer register provides the pointer to the PCI configuration header where the PCI power management register block resides. The capability pointer provides access to the first item in the linked list of capabilities. The capability pointer register is read-only and returns DCh when read, indicating the power management registers are located at PCI header offset DCh.
PAGE 58
4.31 Interrupt Pin Register The bridge default state does not implement any interrupt terminals. Reads from bits 7−0 of this register return 0s. Bit 7 6 5 4 3 2 1 0 Type R R R R R R R R Default 0 0 0 0 0 0 0 0 Interrupt pin Name Register: Type: Offset: Default: Interrupt pin Read-only 3Dh 00h 4.
PAGE 59
Table 4−5. Bridge Control Register Description (continued) BIT TYPE FUNCTION 5 R/W Master abort mode. Bit 5 controls how the bridge responds to a master abort that occurs on either interface when the bridge is the master. If this bit is set, the posted write transaction has completed on the requesting interface, and SERR enable (bit 8) of the command register (offset 04h, see Section 4.3) is 1, then P_SERR is asserted when a master abort occurs.
PAGE 60
5 Extension Registers The TI extension registers are those registers that lie outside the standard PCI-to-PCI bridge device configuration space (i.e., registers 40h−FFh in PCI configuration space in the PCI2050B bridge). These registers can be accessed through configuration reads and writes. The TI extension registers add flexibility and performance benefits to the standard PCI-to-PCI bridge. Mapping of the extension registers is contained in Table 4−1. 5.
PAGE 61
5.2 Extended Diagnostic Register The extended diagnostic register is read or write and has a default value of 00h. Bit 0 of this register is used to reset both the PCI2050B bridge and the secondary bus. Bit 7 6 5 4 3 2 1 0 Extended diagnostic Name Type R R R R R R R W Default 0 0 0 0 0 0 0 0 Register: Type: Offset: Default: Extended diagnostic Read-only, Write-only 41h 00h Table 5−2. Extended Diagnostic Register Description 5−2 BIT TYPE FUNCTION 7−1 R Reserved.
PAGE 62
5.3 Arbiter Control Register The arbiter control register is used for the bridge internal arbiter. The arbitration scheme used is a two-tier rotational arbitration. The PCI2050B bridge is the only secondary bus initiator that defaults to the higher priority arbitration tier.
PAGE 63
5.4 P_SERR Event Disable Register The P_SERR event disable register is used to enable/disable the SERR event on the primary interface. All events are enabled by default. Bit 7 6 5 4 3 2 1 0 P_SERR event disable Name Type R R/W R/W R/W R/W R/W R/W R Default 0 0 0 0 0 0 0 0 Register: Type: Offset: Default: P_SERR event disable Read-only, Read/Write 64h 00h Table 5−4. P_SERR Event Disable Register Description 5−4 BIT TYPE FUNCTION 7 R 6 R/W Master delayed read time-out.
PAGE 64
5.5 GPIO Output Data Register The GPIO output data register controls the data driven on the GPIO terminals configured as outputs. If both an output-high bit and an output-low bit are set for the same GPIO terminal, the output-low bit takes precedence. The output data bits have no effect on a GPIO terminal that is programmed as an input.
PAGE 65
5.7 GPIO Input Data Register The GPIO input data register returns the current state of the GPIO terminals when read. Bit 7 6 5 4 3 2 1 0 GPIO input data Name Type R R R R R R R R Default X X X X 0 0 0 0 Register: Type: Offset: Default: GPIO input data Read-only 67h X0h Table 5−7. GPIO Input Data Register Description 5−6 BIT TYPE FUNCTION 7−4 R GPIO3−GPIO0 input data. These four bits return the current state of the GPIO terminals. 3−0 R Reserved.
PAGE 66
5.8 Secondary Clock Control Register The secondary clock control register is used to control the secondary clock outputs. Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Secondary clock control Name Type R R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Register: Type: Offset: Default: Secondary clock control Read-only, Read/Write 68h 0000h Table 5−8.
PAGE 67
5.9 P_SERR Status Register The P_SERR status register indicates what caused a SERR event on the primary interface. Bit 7 6 5 4 3 2 1 0 P_SERR status Name Type R R/W R/W R/W R/W R/W R/W R Default 0 0 0 0 0 0 0 0 Register: Type: Offset: Default: P_SERR status Read-only Read/Write 6Ah 00h Table 5−9. P_SERR Status Register Description BIT TYPE FUNCTION 7 R 6 R/W Master delayed read time-out.
PAGE 68
5.11 Power-Management Next-Item Pointer Register The power-management next-item pointer register is used to indicate the next item in the linked list of PCI power-management capabilities. The next-item pointer returns E4h in CompactPCI mode, indicating that the PCI2050B bridge supports more than one extended capability, but in all other modes returns 00h, indicating that only one extended capability is provided.
PAGE 69
5.13 Power-Management Control/Status Register The power-management control/status register determines and changes the current power state of the PCI2050B bridge. The contents of this register are not affected by the internally generated reset caused by the transition from D3hot to D0 state.
PAGE 70
5.14 PMCSR Bridge Support Register The PMCSR bridge support register is required for all PCI bridges and supports PCI-bridge-specific functionality. Bit 7 6 5 4 3 2 1 0 PMCSR bridge support Name Type R R R R R R R R Default X X 0 0 0 0 0 0 Register: Type: Offset: Default: PMCSR bridge support Read-only E2h X0h Table 5−12. PMCSR Bridge Support Register Description BIT TYPE 7 R 6 FUNCTION Bus power control enable. This bit returns the value of the MS1/BCC input.
PAGE 71
5.16 HS Capability ID Register The HS capability ID register identifies the linked list item as the register for cPCI hot-swap capabilities. The register returns 06h when read, which is the unique ID assigned by the PICMG for PCI location of the capabilities pointer and the value. In Intel™-compatible mode, this register is read-only and defaults to 00h.
PAGE 72
5.18 Hot-Swap Control Status Register The hot-swap control status register contains control and status information for cPCI hot swap resources. Bit 7 6 5 4 3 2 1 0 Hot swap control status Name Type R R R R R/W R R/W R Default 0 0 0 0 0 0 0 0 Register: Type: Offset: Default: Hot-swap control status Read-only, Read/Write E6h 00h Table 5−13. Hot-Swap Control Status Register Description BIT TYPE FUNCTION 7 R ENUM insertion status.
PAGE 73
5.19 Diagnostics Register The diagnostics register enables or disables posted write combing of the PCI2050B bridge. Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Diagnostics Name Type R R R R R R R R R R R R R R R R/W Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Register: Type: Offset: Default: TI Diagnostics Read-only, read/write (see individual bit descriptions) F0h 0000h Table 5−14.
PAGE 74
6 Electrical Characteristics 6.1 Absolute Maximum Ratings Over Operating Temperature Ranges † Supply voltage range: VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 3.6 V : P_VCCP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 V to 6 V : S_VCCP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.
PAGE 75
6.2 Recommended Operating Conditions (see Note 3) OPERATION VCC Supply voltage (core) Commercial P VCCP P_V PCI primary bus I/O clamping rail voltage Commercial S VCCP S_V PCI secondary bus I/O clamping rail voltage Commercial PCI VIH† High le el input inp t voltage oltage High-level 3.3 V 3.3 V 5V 3.3 V 5V 3.
PAGE 76
6.3 Electrical Characteristics Over Recommended Operating Conditions PARAMETER TERMINALS PCI VOH O High level output voltage High-level OPERATION 3.3 V 5V CMOS1† CMOS2‡ PCI VOL IIH Low level output voltage Low-level High g level input p current High-level IOZ Low-level Low level input current High-impedance output current MIN MAX IOH = −2 mA 2.4 IOH = −4 mA 2.1 IOH = −8 mA 2.1 V 3.3 V IOL = 1.5 mA 0.1 VCC 5V IOH = −2 mA 0.55 IOH = 4 mA 0.5 CMOS2‡ IOH = 8 mA 0.
PAGE 77
6.4 66-MHz PCI Clock Signal AC Parameters tc t(h) Vt(1) Vt(2) Vt(3) P_CLK t(l) tr(SCLK) tf(SCLK) ts ts t(h) t(l) Vt(1) Vt(2) Vt(3) S_CLK tr(SCLK) tf(SCLK) tc NOTE: Vt(1) = 2.0 V for 5-V clocks; 0.5 VCC for 3.3-V clocks Vt(2) = 1.5 V for 5-V clocks; 0.4 VCC for 3.3-V clocks Vt(3) = 0.8 V for 5-V clocks; 0.3 VCC for 3.3-V clocks Figure 6−1.
PAGE 78
6.5 66-MHz PCI Signal Timing CLK Vtest ÎÎÎÎ ÎÎÎÎ ÎÎÎÎ tv Output ÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎ t(inval) Valid toff ton th tsu Valid Input NOTE: Vtest = 1.5 V for 5-V signals; 0.4 VCC for 3.3-V signals Figure 6−2.
PAGE 79
6.6 Parameter Measurement Information LOAD CIRCUIT PARAMETERS TIMING PARAMETER tPZH ten tPZL tPHZ tdis tPLZ tpd † ‡ CLOAD† (pF) IOL (mA) IOH (mA) VLOAD (V) 50 8 −8 0 3 50 8 −8 1.5 50 8 −8 ‡ IOL Test Point From Output Under Test VLOAD CLOAD CLOAD includes the typical load-circuit distributed capacitance. VLOAD − VOL = 50 Ω, where VOL = 0.
PAGE 80
6.7 PCI Bus Parameter Measurement Information PCLK tw RSTIN tsu Figure 6−4.
PAGE 81
6−8
PAGE 82
7 Mechanical Data The PCI2050B device is packaged either in a GHK 257-ball MicroStar BGA™, a 208-terminal PDV package, a 208-terminal PPM package, or a RoHS-compliant ZHK 257-ball MicroStar BGA™. The following shows the mechanical dimensions for the GHK, PDV, PPM, and ZHK packages. The GHK and ZHK packages are mechanically identical; therefore, only the GHK mechanical drawing is shown.
PAGE 83
PDV (LF-PQFP-G208) PLASTIC QUAD FLATPACK 156 105 157 104 0,27 0,17 0,08 M 0,50 0,13 NOM 208 53 1 52 Gage Plane 25,50 TYP 28,05 SQ 27,95 0,25 0,05 MIN 0°− 7° 30,20 SQ 29,80 0,75 0,45 1,45 1,35 Seating Plane 0,08 1,60 MAX 4087729/D 11/98 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C.
PAGE 84
PPM (S-PQFP-G208) PLASTIC QUAD FLATPACK 156 105 157 104 0,27 0,17 0,08 M 0,50 208 53 1 0,16 NOM 52 25,50 TYP 28,20 SQ 27,80 Gage Plane 30,80 SQ 30,40 3,60 3,20 0,25 0,25 MIN 0°− 7° 0,75 0,50 Seating Plane 4,10 MAX 0,08 4040025 / B 03/95 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C.
PAGE 85
7−4
PAGE 86
PACKAGE OPTION ADDENDUM www.ti.
PAGE 87
PACKAGE OPTION ADDENDUM www.ti.com (3) 15-Apr-2013 MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
PAGE 88
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.