Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsData collecting ICsData acquisition IC - DA converter (DAC) TSSOP 24

Burr-BrownAudio

FEATURES

APPLICATIONS

DESCRIPTION

PCM1789

www.ti.com

.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009

24-Bit, 192-kHz Sampling, Enhanced Multi-Level Δ Σ ,

Stereo, Audio Digital-to-Analog Converter

• External Reset Pin

2345

• Enhanced Multi-Level Delta-Sigma DAC: • Power Supplies:

– High Performance: Differential, f

= 48 kHz – 5 V for Analog and 3.3 V for Digital

– THD+N: – 94 dB • Package: TSSOP-24

– SNR: 113 dB • Operating Temperature Range:

– Dynamic Range: 113 dB – – 40 ° C to +85 ° C

– Sampling Rate: 8 kHz to 192 kHz

– System Clock: 128 f

, 192 f

, 256 f

, 384 f

• Blu-ray Disc™ Players

512 f

, 768 f

, 1152 f

• DVD Players

– Differential Voltage Output: 8 V

• AV Receivers

– Analog Low-Pass Filter Included

• Home Theaters

– 4x/8x Oversampling Digital Filter:

• Car Audio External Amplifiers

– Passband Ripple: ± 0.0018 dB

• Car Audio AVN Applications

– Stop Band Attenuation: – 75 dB

– Zero Flags (16-/20-/24-Bits)

• Flexible Audio Interface:

The PCM1789 is a high-performance, single-chip,

– I/F Format: I

S™, Left-/Right-Justified, DSP

24-bit, stereo, audio digital-to-analog converter (DAC)

with differential outputs. The two-channel, 24-bit DAC

– Data Length: 16, 20, 24, 32 Bits

employs an enhanced multi-level, delta-sigma ( Δ Σ )

• Flexible Mode Control:

modulator, and supports 8 kHz to 192 kHz sampling

– 3-Wire SPI™, 2-Wire I

C™-Compatible

rates and a 16-/20-/24-/32-bit width digital audio input

Serial Control Interface, or

word on the audio interface. The audio interface of

PCM1789 supports a 24-bit, DSP format in addition

Hardware Control

to I

S, left-justified, and right-justified formats.

– Connect Up To 4 Devices on One SPI Bus

The PCM1789 can be controlled through a three-wire,

• Multi Functions via SPI or I

C I/F:

SPI-compatible or two-wire, I

C-compatible serial

– Audio I/F Format Select: I

S, Left-Justified,

interface in software, which provides access to all

Right-Justified, DSP

functions including digital attenuation, soft mute,

– Digital Attenuation and Soft Mute

de-emphasis, and so forth. Also, hardware control

mode provides two user-programmable functions

– Digital De-Emphasis: 32 kHz, 44.1 kHz,

through two control pins. The PCM1789 is available

48 kHz

in a 24-pin TSSOP package.

– Data Polarity Control

– Power-Save Mode

• Multi Functions via Hardware Control:

– Audio I/F Format Select: I

S, Left-Justified

– Digital De-Emphasis Filter: 44.1 kHz

• Analog Mute by Clock Halt Detection

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2 Blu-ray Disc is a trademark of Blu-ray Disc Association.

3 SPI is a trademark of Motorola, Inc.

4 I2S, I2C are trademarks of NXP Semiconductors.

5 All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

Summary of content (41 pages)

PAGE 1
PCM1789 Burr-Brown Audio www.ti.com..............................................................................................................................................
PAGE 2
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
PAGE 3
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 ELECTRICAL CHARACTERISTICS: Digital Input/Output All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling mode = Auto, unless otherwise noted.
PAGE 4
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com ELECTRICAL CHARACTERISTICS: DAC All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling mode = Auto, unless otherwise noted.
PAGE 5
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 ELECTRICAL CHARACTERISTICS: DAC (continued) All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling mode = Auto, unless otherwise noted. PCM1789 PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 0.
PAGE 6
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.
PAGE 7
PCM1789 www.ti.com..............................................................................................................................................
PAGE 8
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com TYPICAL CHARACTERISTICS: Digital Filter All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling mode = Auto, unless otherwise noted. FREQUENCY RESPONSE (Single Rate) FREQUENCY RESPONSE PASSBAND (Single Rate) 0.
PAGE 9
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 TYPICAL CHARACTERISTICS: Digital De-Emphasis Filter All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling mode = Auto, unless otherwise noted. DE-EMPHASIS CHARACTERISTIC (fS = 44.
PAGE 10
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com TYPICAL CHARACTERISTICS: Dynamic Performance All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling mode = Auto, unless otherwise noted.
PAGE 11
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 TYPICAL CHARACTERISTICS: Output Spectrum All specifications at TA = +25°C, VCC1 = VCC2 = 5 V, VDD = 3.3 V, fS = 48 kHz, SCKI = 512 fS, 24-bit data, and Sampling mode = Auto, unless otherwise noted.
PAGE 12
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com PRODUCT OVERVIEW The PCM1789 is a high-performance stereo DAC targeted for consumer audio applications such as Blu-ray Disc players and DVD players, as well as home multi-channel audio applications (such as home theater and A/V receivers). The PCM1789 consists of a two-channel DAC.
PAGE 13
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 SYSTEM CLOCK INPUT The PCM1789 requires an external system clock input applied at the SCKI input for DAC operation. The system clock operates at an integer multiple of the sampling frequency, or fS.
PAGE 14
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com SAMPLING MODE The PCM1789 supports three sampling modes (single rate, dual rate, and quad rate) in DAC operation. In single rate mode, the DAC operates at an oversampling frequency of x128 (except when SCKI = 128 fS and 192 fS); this mode is supported for sampling frequencies less than 50 kHz.
PAGE 15
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 RESET OPERATION The PCM1789 has both an internal power-on reset circuit and an external reset circuit. The sequences for both reset circuits are shown in Figure 20 and Figure 21. Figure 20 illustrates the timing at the internal power-on reset.
PAGE 16
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com AUDIO SERIAL PORT OPERATION The PCM1789 audio serial port consists of three signals: BCK, LRCK, and DIN. BCK is a bit clock input. LRCK is a left/right word clock or frame synchronization clock input. DIN is the audio data input for VOUTL/R.
PAGE 17
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 Right Channel Left Channel LRCK BCK DIN 0 23 22 21 2 1 MSB 0 23 22 21 LSB 2 1 MSB 0 LSB Figure 24. Audio Data Format: 24-Bit Right-Justified LRCK Right Channel Left Channel BCK DIN 0 15 14 13 2 1 0 MSB 15 14 13 LSB 1 0 2 MSB LSB Figure 25.
PAGE 18
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com AUDIO INTERFACE TIMING Figure 27 and Table 5 describe the detailed audio interface timing specifications. tBCL tBCH BCK (Input) 1.4 V tBCY tLRH tLRS LRCK (Input) 1.4 V tDIS tLRW tDIH DIN (Input) 1.4 V Figure 27.
PAGE 19
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 SYNCHRONIZATION WITH THE DIGITAL AUDIO SYSTEM The PCM1789 operates under the system clock (SCKI) and the audio sampling rate (LRCK). Therefore, SCKI and LRCK must have a specific relationship.
PAGE 20
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com AMUTE CONTROL The PCM1789 has an AMUTE control input, status output pins, and functionality. AMUTEI is the input control pin of the internal analog mute circuit. An AMUTEI low input causes the DAC output to cut-off from the digital input and forces it to the center level (0.5 VCC1).
PAGE 21
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 Table 10. FMT Functionality FMT DESCRIPTION Low 16-/20-/24-/32-bit I2S format High 16-/20-/24-/32-bit left-justified format THREE-WIRE (SPI) SERIAL CONTROL The PCM1789 includes an SPI-compatible serial port that operates asynchronously with the audio serial interface.
PAGE 22
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com TIMING REQUIREMENTS Figure 31 shows a detailed timing diagram for the three-wire serial control interface. These timing parameters are critical for proper control port operation. tMHH MS 1.4 V tMCH tMSS tMCL tMSH MC 1.4 V tMCY tMDS LSB (D0) D7 ADR0 MSB (R/W) MD tMDH 1.4 V Figure 31.
PAGE 23
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 PACKET PROTOCOL A master device must control the packet protocol, which consists of a start condition, a slave address with the read/write bit, data if a write operation is required, an acknowledgment if a read operation is required, and a stop condition.
PAGE 24
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com TIMING REQUIREMENTS: SCL AND SDA A detailed timing diagram for SCL and SDA is shown in Figure 36. Repeated START START tBUF STOP tD-HD tD-SU tSDA-R tP-SU SDA tSCL-R tSDA-F tS-HD tLOW SCL tSCL-F tS-HD tHI tS-SU Figure 36. SCL and SDA Control Interface Timing Table 12.
PAGE 25
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 CONTROL REGISTER DEFINITIONS (SOFTWARE MODE ONLY) The PCM1789 has many user-programmable functions that are accessed via control registers, and are programmed through the SPI or I2C serial control port.
PAGE 26
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com REGISTER DEFINITIONS DEC HEX B7 B6 B5 B4 B3 B2 B1 B0 16 10 MRST SRST AMUTE3 AMUTE2 AMUTE1 AMUTE0 SRDA1 SRDA0 MRST Mode control register reset This bit sets the mode control register reset to the default value. Pop noise may be generated.
PAGE 27
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 SRDA[1:0] Sampling mode selection These bits control the sampling mode of DAC operation.
PAGE 28
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com DEC HEX B7 B6 B5 B4 B3 B2 B1 B0 18 12 RSV RSV RSV OPEDA RSV RSV RSV FLT RSV Reserved Reserved; do not use. OPEDA Operation control This bit controls the DAC operation mode. In operation disable mode, the DAC output is cut off from DIN and the internal DAC data are reset.
PAGE 29
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 DEC HEX B7 B6 B5 B4 B3 B2 B1 B0 20 14 RSV RSV RSV RSV RSV RSV MUTDA2 MUTDA1 RSV Reserved Reserved; do not use. MUTDA[2:1] Soft Mute control These bits are used to enable or disable the Soft Mute function for the corresponding DAC outputs, VOUTx.
PAGE 30
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com DEC HEX B7 B6 B5 B4 B3 B2 B1 B0 22 16 DAMS RSV DEMP1 DEMP0 MZSEL RSV AZRO ZREV DAMS Digital attenuation mode This bit selects the attenuation mode. Default value: 0. DAMS RSV Digital attenuation mode 0 Fine step: 0.
PAGE 31
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 DEC HEX B7 B6 B5 B4 B3 B2 B1 B0 23 24 25 17 18 19 RSV ATDA17 ATDA27 RSV ATDA16 ATDA26 RSV ATDA15 ATDA25 RSV ATDA14 ATDA24 RSV ATDA13 ATDA23 RSV ATDA12 ATDA22 RSV ATDA11 ATDA21 RSV ATDA10 ATDA20 RSV Reserved Reserved; do not use.
PAGE 32
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com APPLICATION INFORMATION CONNECTION DIAGRAMS A basic connection diagram is shown in Figure 37, with the necessary power-supply bypassing and decoupling components.
PAGE 33
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 LOW-PASS FILTER AND DIFFERENTIAL-TO-SINGLE-ENDED CONVERTER FOR DAC OUTPUTS ΔΣ DACs use noise-shaping techniques to improve in-band signal-to-noise ratio (SNR) performance at the expense of generating increased out-of-band noise above the Nyquist frequency, or fS/2.
PAGE 34
PCM1789 SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009.............................................................................................................................................. www.ti.com PCB LAYOUT GUIDELINES A typical printed circuit board (PCB) layout for the PCM1789 is shown in Figure 40. A ground plane is recommended, with the analog and digital sections being isolated from one another using a split or cut in the circuit board.
PAGE 35
PCM1789 www.ti.com.............................................................................................................................................. SBAS451A – OCTOBER 2008 – REVISED JANUARY 2009 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Original (October 2008) to Revision A .................................................................................................... Page • Changed Figure 37 .............
PAGE 36
PACKAGE OPTION ADDENDUM www.ti.
PAGE 37
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device PCM1789PWR Package Package Pins Type Drawing TSSOP PW 24 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2000 330.0 16.4 Pack Materials-Page 1 6.95 B0 (mm) K0 (mm) P1 (mm) 8.3 1.6 8.0 W Pin1 (mm) Quadrant 16.
PAGE 38
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) PCM1789PWR TSSOP PW 24 2000 367.0 367.0 38.
PAGE 39
PAGE 40
PAGE 41
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.