Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLinear ICsLinear IC - In-amp, Op-amp InAmp PDIP 16

PGA204/205

25kΩ25kΩ

V+

PGA204

PGA205

Ref

–

Over-Voltage

Protection

Over-Voltage

Protection

Feedback

Digitally Selected

Feedback Network

Digital

Ground

6 9 8

V–V

Adj

PGA204

PGA205

International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

Programmable Gain

INSTRUMENTATION AMPLIFIER

FEATURES

● DIGITALLY PROGRAMMABLE GAIN:

PGA204: G=1, 10, 100, 1000V/V

PGA205: G=1, 2, 4, 8V/V

● LOW OFFSET VOLTAGE: 50

µV max

● LOW OFFSET VOLTAGE DRIFT: 0.25

µV/°C

● LOW INPUT BIAS CURRENT: 2nA max

● LOW QUIESCENT CURRENT: 5.2mA typ

● NO LOGIC SUPPLY REQUIRED

● 16-PIN PLASTIC DIP, SOL-16 PACKAGES

APPLICATIONS

● DATA ACQUISITION SYSTEM

● GENERAL PURPOSE ANALOG BOARDS

● MEDICAL INSTRUMENTATION

DESCRIPTION

The PGA204 and PGA205 are low cost, general pur-

pose programmable-gain instrumentation amplifiers

offering excellent accuracy. Gains are digitally se-

lected: PGA204—1, 10, 100, 1000, and PGA205—1,

2, 4, 8V/V. The precision and versatility, and low cost

of the PGA204 and PGA205 make them ideal for a

wide range of applications.

Gain is selected by two TTL or CMOS-compatible

address lines, A

and A

. Internal input protection can

withstand up to ±40V on the analog inputs without

damage.

The PGA204 and PGA205 are laser trimmed for very

low offset voltage (50µV), drift (0.25µV/°C) and high

common-mode rejection (115dB at G=1000). They op-

erate with power supplies as low as ±4.5V, allowing use

in battery operated systems. Quiescent current is 5mA.

The PGA204 and PGA205 are available in 16-pin

plastic DIP, and SOL-16 surface-mount packages, speci-

fied for the –40°C to +85°C temperature range.

1991 Burr-Brown Corporation PDS-1176A Printed in U.S.A. October, 1993

SBOS022

Summary of content (20 pages)

PAGE 1
® PGA204 PGA205 Programmable Gain INSTRUMENTATION AMPLIFIER FEATURES DESCRIPTION ● DIGITALLY PROGRAMMABLE GAIN: The PGA204 and PGA205 are low cost, general purpose programmable-gain instrumentation amplifiers offering excellent accuracy. Gains are digitally selected: PGA204—1, 10, 100, 1000, and PGA205—1, 2, 4, 8V/V. The precision and versatility, and low cost of the PGA204 and PGA205 make them ideal for a wide range of applications.
PAGE 2
SPECIFICATIONS ELECTRICAL PGA204 G=1, 10, 100, 1000V/V At TA = +25°C, VS = ±15V, and RL = 2kΩ unless otherwise noted. PGA204BP, BU PARAMETER CONDITIONS INPUT Offset Voltage, RTI vs Temperature vs Power Supply Long-Term Stability Impedance, Differential Common-Mode Input Common-Mode Range Safe Input Voltage Common-Mode Rejection MIN TA=+25°C TA=TMIN to TMAX VS=±4.5V to ±18V VO=0V (see text) VCM=±10V, ∆RS=1kΩ G=1 G=10 G=100 G=1000 ±10.5 TYP ±10+20/G ±50+100/G ±0.1+0.5/G ±0.25+5/G 0.5+2/G 3+10/G ±0.
PAGE 3
SPECIFICATIONS ELECTRICAL PGA205 G=1, 2, 4, 8V/V At TA = +25°C, VS = ±15V, and RL = 2kΩ unless otherwise noted. PGA205BP, BU PARAMETER CONDITIONS INPUT Offset Voltage, RTI vs Temperature vs Power Supply Long-Term Stability Impedance, Differential Common-Mode Input Common-Mode Range Safe Input Voltage Common-Mode Rejection MIN TA=+25°C TA=TMIN to TMAX VS=±4.5V to ±18V VO=0V (see text) VCM=±10V, ∆RS=1kΩ G=1 G=2 G=4 G=8 ±10.5 TYP ±10+20/G ±50+100/G ±0.1+0.5/G ±0.25+5/G 0.5+2/G 3+10/G ±0.2+0.
PAGE 4
PACKAGE INFORMATION MODEL ABSOLUTE MAXIMUM RATINGS Supply Voltage .................................................................................. ±18V Analog Input Voltage Range ............................................................. ±40V Logic Input Voltage Range .................................................................. ±VS Output Short-Circuit (to ground) .............................................. Continuous Operating Temperature .................................................
PAGE 5
DICE INFORMATION FPO PAD FUNCTION PAD FUNCTION 1 2 3 4 5 6 7 8 VO1 — — V–IN V+IN VOS Adj VOS Adj V– 9 10 11 12 13 14 15 16 VO2 Ref VO Feedback V+ Dig. Ground A0 A1 Substrate Bias: Internally connected to V– power supply. MECHANICAL INFORMATION Die Size Die Thickness Min. Pad Size MILS (0.001") MILLIMETERS 186 x 130 ±5 20 ±3 4x4 4.72 x 3.30 ±0.13 0.51 ±0.08 0.1 x 0.
PAGE 6
TYPICAL PERFORMANCE CURVES At TA = +25°C, and VS = ±15V, unless otherwise noted.
PAGE 7
TYPICAL PERFORMANCE CURVES (CONT) At TA = +25°C, and VS = ±15V, unless otherwise noted.
PAGE 8
TYPICAL PERFORMANCE CURVES (CONT) At TA = +25°C, and VS = ±15V, unless otherwise noted. QUIESCENT CURRENT vs TEMPERATURE OUTPUT CURRENT LIMIT vs TEMPERATURE 6.0 Quiescent Current (mA) Short Circuit Current (mA) 30 25 +|ICL| 20 –|ICL| 15 10 –40 –15 10 35 60 5.5 5.0 4.5 4.0 –75 85 –50 –25 QUIESCENT CURRENT vs POWER SUPPLY VOLTAGE 25 50 75 100 125 POSITIVE OUTPUT SWING vs TEMPERATURE 5.2 16 VS = ±15V 14 V+ Output Voltage (V) 5.0 4.5 4.0 12 VS = 11.4 10 8 6 VS = ±4.
PAGE 9
TYPICAL PERFORMANCE CURVES (CONT) At TA = +25°C, and VS = ±15V, unless otherwise noted.
PAGE 10
TYPICAL PERFORMANCE CURVES (CONT) At TA = +25°C, and VS = ±15V, unless otherwise noted. INPUT-REFERRED NOISE, 0.1 TO 10Hz, G = 1000 NOISE, 0.1 TO 10Hz, G = 1 0.5µV/Div 0.2µV/Div 1s/Div 1s/Div APPLICATION INFORMATION be used to sense the output voltage directly at the load for best accuracy. Figure 1 shows the basic connections required for operation of the PGA204/205. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.
PAGE 11
Some applications select gain of the PGA204/205 with switches or jumpers. Figure 2 shows pull-up resistors connected to assure a noise-free logic “1” when the switch, jumper or open-collector logic is open or off. Fixed-gain applications can connect the logic inputs directly to V+ or V– (or other valid logic level); no resistor is required.
PAGE 12
it to its highest gain and trimming the output voltage to zero with the inputs grounded. Drift performance usually improves slightly when the input offset is nulled with this procedure. Microphone, Hydrophone etc. Do not use the input offset adjustment to trim system offset or offset produced by a sensor. Nulling offset that is not produced by the input amplifiers will increase temperature drift by approximately 3.3µV/°C per 1mV of offset adjustment.
PAGE 13
VCM – 4 G • VD 2 VO1 V+ 1 13 PGA204 PGA205 Over-Voltage Protection A1 25kΩ Feedback 12 25kΩ VD 2 A1 A0 VD 2 VCM Digital Ground 16 Digitally Selected Feedback Network 15 A3 VO 11 14 5 A2 Over-Voltage Protection 25kΩ 9 VCM + G • VD 2 Ref 10 25kΩ 8 VO2 V– FIGURE 5. Voltage Swing of A1 and A2. Input-overload often produces an output voltage that appears normal.
PAGE 14
+15V 14 VO1 2 1 HI-509 4 4 5 13 PGA204 PGA205 Over-Voltage Protection A1 8 – V+ 25kΩ VIN 25kΩ Feedback 12 6 7 13 A1 16 A0 15 Digitally Selected Feedback Network A3 VO 11 14 12 9 + VIN 11 5 10 A0 3 15 1 A2 Over-Voltage Protection 25kΩ 7 6 A1 16 9 VO2 VOS Adj 25kΩ Ref 10 8 V– –15V Data Out 74HC574 Data In To Address Decoding Logic CK Data Bus FIGURE 7. Multiplexed-Input Programmable Gain IA.
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.
PAGE 16
PACKAGE OPTION ADDENDUM www.ti.
PAGE 17
PACKAGE OPTION ADDENDUM www.ti.com 11-Apr-2013 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
PAGE 18
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant PGA204AU/1K SOIC DW 16 1000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1 PGA204BU/1K SOIC DW 16 1000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1 PGA205AU/1K SOIC DW 16 1000 330.0 16.4 10.75 10.7 2.7 12.0 16.
PAGE 19
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) PGA204AU/1K SOIC DW 16 1000 367.0 367.0 38.0 PGA204BU/1K SOIC DW 16 1000 367.0 367.0 38.0 PGA205AU/1K SOIC DW 16 1000 367.0 367.0 38.
PAGE 20
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.