Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - LDO voltage regulator Positivbe, adjustable SOT 23 5

DMOS

100mA Low-Dropout Regulator

FEATURES

● NEW DMOS TOPOLOGY:

Ultra Low Dropout Voltage:

60mV typ at 100mA

Output capacitor NOT required for stability

● FAST TRANSIENT RESPONSE

●

VERY LOW NOISE:

Vrms

● HIGH ACCURACY: ±1.5% max

● HIGH EFFICIENCY:

GND

= 500

A at I

OUT

= 100mA

Not Enabled: I

GND

= 10nA

● 2.5V, 2.8V, 2.85V, 3.0V, 3.3V, 5.0V, AND

ADJUSTABLE OUTPUT VERSIONS

● OTHER OUTPUT VOLTAGES AVAILABLE

UPON REQUEST

● FOLDBACK CURRENT LIMIT

● THERMAL PROTECTION

● SMALL SURFACE-MOUNT PACKAGES:

SOT23-5 and SO-8

APPLICATIONS

● PORTABLE COMMUNICATION DEVICES

● BATTERY-POWERED EQUIPMENT

● PERSONAL DIGITAL ASSISTANTS

● MODEMS

● BAR-CODE SCANNERS

● BACKUP POWER SUPPLIES

DESCRIPTION

The REG101 is a family of low-noise, low-dropout linear

regulators with low ground pin current. Its new DMOS

topology provides significant improvement over previous

designs, including low dropout voltage (only 60mV typ at

full load), and better transient performance. In addition, no

output capacitor is required for stability, unlike conventional

low-dropout regulators that are difficult to compensate and

require expensive low ESR capacitors greater than 1µF.

Typical ground pin current is only 500µA (at I

OUT

= 100mA)

and drops to 10nA when not in enabled mode. Unlike regula-

tors with PNP pass devices, quiescent current remains rela-

tively constant over load variation and under dropout condi-

tions.

The REG101 has very low output noise (typically 23µVrms

for V

OUT

= 3.3V with C

= 0.01µF), making it ideal for use

in portable communications equipment. Accuracy is main-

tained over temperature, line, and load variations. Key

parameters are tested over the specified temperature range

(–40°C to +85°C).

The REG101 is well protected—internal circuitry provides a

current limit that protects the load from damage. Thermal

protection circuitry keeps the chip from being damaged by

excessive temperature. The REG101 is available in the

SOT23-5 and the SO-8 packages.

REG101

(Fixed Voltage

Versions)

Enable

Gnd

0.1µF

OUT

(1)

OUT

NR = Noise Reduction

NOTE: (1) Optional.

REG101-A

Gnd

Enable

0.1µF

OUT

(1)

OUT

Adj

REG101

SBVS026D – JULY 2001 – REVISED SEPTEMBER 2005

www.ti.com

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Summary of content (23 pages)

PAGE 1
REG101 REG 101 SBVS026D – JULY 2001 – REVISED SEPTEMBER 2005 DMOS 100mA Low-Dropout Regulator FEATURES DESCRIPTION ● NEW DMOS TOPOLOGY: Ultra Low Dropout Voltage: 60mV typ at 100mA Output capacitor NOT required for stability ● FAST TRANSIENT RESPONSE ● VERY LOW NOISE: 23µVrms The REG101 is a family of low-noise, low-dropout linear regulators with low ground pin current.
PAGE 2
ABSOLUTE MAXIMUM RATINGS(1) Supply Input Voltage, VIN ....................................................... –0.3V to 12V Enable Input Voltage, VEN ....................................................... –0.3V to VIN Feedback Voltage, VFB ........................................................ –0.3V to 6.0V NR Pin Voltage, VNR ............................................................. –0.3V to 6.0V Output Short-Circuit Duration ......................................................
PAGE 3
ELECTRICAL CHARACTERISTICS Boldface limits apply over the specified temperature range, TJ = –40°C to +85°C. At TJ = +25°C, VIN = VOUT + 1V (VOUT = 2.5V for REG101-A), VENABLE = 1.8V, IOUT = 2mA, CNR = 0.01µF, and COUT = 0.1µF(1), unless otherwise noted. REG101NA REG101UA PARAMETER OUTPUT VOLTAGE Output Voltage REG101-2.5 REG101-2.8 REG101-2.85 REG101-3.0 REG101-3.
PAGE 4
TYPICAL CHARACTERISTICS For all models, at TJ = +25°C and VENABLE = 1.8V, unless otherwise noted. OUTPUT VOLTAGE CHANGE vs IOUT (VIN = VOUT + 1V, Output Voltage % Change Referred to IOUT = 50mA at +25°C) LOAD REGULATION vs TEMPERATURE (VIN = VOUT + 1V) 0.0% 0.80 Output Voltage Change (%) Output Voltage Change (%) 0.60 0.40 +25°C 0.20 +125°C 0.00 –0.20 –0.40 –55°C –0.1% 10mA < IOUT < 100mA –0.2% –0.3% 2mA < IOUT < 1000mA –0.60 –0.80 0 10 20 30 40 50 60 70 80 90 –0.
PAGE 5
TYPICAL CHARACTERISTICS (Cont.) For all models, at TJ = +25°C and VENABLE = 1.8V, unless otherwise noted. OUTPUT VOLTAGE ACCURACY HISTOGRAM OUTPUT VOLTAGE DRIFT HISTOGRAM 18 30 16 Percentage of Units (%) Percentage of Units (%) 25 14 12 10 8 6 4 20 15 10 5 2 0 0 5 10 15 20 25 30 35 40 45 50 55 60 65 70 75 80 85 90 95 100 1.0 0.8 0.6 0.4 0.2 0.0 –0.2 –0.4 –0.6 –0.8 –1.
PAGE 6
TTYPICAL CHARACTERISTICS (Cont.) For all models, at TJ = +25°C and VENABLE = 1.8V, unless otherwise noted. RIPPLE REJECTION vs FREQUENCY RIPPLE REJECTION vs (VIN – VOUT) 80 30 IOUT = 2mA REG101-3.3 25 IOUT = 2mA COUT = 10µF 60 50 IOUT = 100mA Ripple Rejection (dB) Ripple Rejection (dB) 70 IOUT = 100mA COUT = 10µF 40 30 20 COUT = 0µF 10 20 15 10 Frequency = 100kHz COUT = 10µF IOUT = 100mA 5 0 0 10 100 1k 10k 100k 1M 10M 0 0.1 0.2 0.3 Frequency (Hz) 0.4 0.
PAGE 7
TYPICAL CHARACTERISTICS (Cont.) For all models, at TJ = +25°C and VENABLE = 1.8V, unless otherwise noted. CURRENT LIMIT vs TEMPERATURE FOLDBACK CURRENT LIMIT 180 3.5 160 3.0 ICL 140 2.5 2.0 IOUT (mA) ICL 1.5 VIN = VOUT + 1V 120 100 80 1.0 ISC ISC 60 0.5 0 40 60 80 100 120 140 160 180 40 –50 –25 0 25 50 LOAD TRANSIENT RESPONSE LINE TRANSIENT RESPONSE COUT = 0µF VOUT COUT = 10µF VOUT IOUT 100mA 10mA COUT = 0 VOUT VOUT 5.
PAGE 8
TYPICAL CHARACTERISTICS (Cont.) For all models, at TJ = +25°C and VENABLE = 1.8V, unless otherwise noted. IENABLE vs VENABLE POWER UP/POWER DOWN 10µ VOUT = 3.0V RLOAD = 30Ω 500mV/div IENABLE (A) 1µ 100n T = +25°C T = +125°C VIN 10n VOUT T = –55°C 1n 6 7 8 9 10 1s/div VENABLE (V) RMS NOISE VOLTAGE vs CADJ ADJUST PIN CURRENT vs TEMPERATURE 0.350 80 REG101–A 0.300 VOUT = 3.3V 0.250 COUT = 0.1µF 10Hz < frequency < 100kHz 60 IADJ (µA) Vn (µVrms) 70 50 40 0.150 0.100 30 0.050 0.
PAGE 9
BASIC OPERATION the input supply voltage. This is recommended to improve ripple rejection by reducing input voltage ripple. The REG101 series of LDO (Low Drop-Out) linear regulators offers a wide selection of fixed output voltage versions and an adjustable output version. The REG101 belongs to a family of new generation LDO regulators that utilize a DMOS pass transistor to achieve ultra-low dropout performance and freedom from output capacitor constraints.
PAGE 10
OUTPUT NOISE A precision band-gap reference is used for the internal reference voltage, VREF. This reference is the dominant noise source within the REG101 and it generates approximately 29µVrms in the 10Hz to 100kHz bandwidth at the reference output. The regulator control loop gains up the reference noise, so that the noise voltage of the regulator is approximately given by: RMS NOISE VOLTAGE vs CNR 110 100 REG101-5.
PAGE 11
DROP-OUT VOLTAGE The REG101 uses an N-channel DMOS as the “pass” element. When the input voltage is within a few tens of millivolts of the output voltage, the DMOS device behaves like a resistor. Therefore, for low values of VIN to VOUT, the regulator’s input-to-output resistance is the RdsON of the DMOS pass element (typically 600mΩ). For static (DC) loads, the REG101 will typically maintain regulation down to VIN to VOUT voltage drop of 60mV at full rated output current.
PAGE 12
POWER DISSIPATION The REG101 is available in two different package configurations. The ability to remove heat from the die is different for each package type and, therefore, presents different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air.
PAGE 13
PACKAGE OPTION ADDENDUM www.ti.com 21-Mar-2013 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Qty Drawing Eco Plan Lead/Ball Finish (2) MSL Peak Temp Op Temp (°C) Top-Side Markings (3) (4) REG101NA-2.5/250 ACTIVE SOT-23 DBV 5 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM RO1G REG101NA-2.5/250G4 ACTIVE SOT-23 DBV 5 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM RO1G REG101NA-2.
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.
PAGE 15
PACKAGE OPTION ADDENDUM www.ti.com 21-Mar-2013 Orderable Device Status (1) Package Type Package Pins Package Qty Drawing Eco Plan Lead/Ball Finish (2) MSL Peak Temp Op Temp (°C) Top-Side Markings (3) (4) REG101UA-3.3 ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR REG 101U33 REG101UA-3.3/2K5 ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR REG 101U33 REG101UA-3.
PAGE 16
PACKAGE OPTION ADDENDUM www.ti.com 21-Mar-2013 Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) Only one of markings shown within the brackets will appear on the physical device.
PAGE 17
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) REG101NA-2.5/250 SOT-23 DBV 5 250 179.0 8.4 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 3.2 3.2 1.4 4.0 8.0 Q3 REG101NA-2.5/3K SOT-23 DBV 5 3000 179.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 REG101NA-2.8/250 SOT-23 DBV 5 250 179.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 REG101NA-2.
PAGE 18
PACKAGE MATERIALS INFORMATION www.ti.com 26-Jan-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) REG101NA-2.5/250 SOT-23 DBV REG101NA-2.5/3K SOT-23 DBV 5 250 203.0 203.0 35.0 5 3000 203.0 203.0 35.0 REG101NA-2.8/250 SOT-23 DBV 5 250 203.0 203.0 35.0 REG101NA-2.85/250 SOT-23 DBV 5 250 203.0 203.0 35.0 REG101NA-2.85/3K SOT-23 DBV 5 3000 203.0 203.0 35.0 REG101NA-3.3/250 SOT-23 DBV 5 250 203.
PAGE 19
PAGE 20
PAGE 21
PAGE 22
PAGE 23
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.