Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsPMICsPMIC - LDO voltage regulator Positive, fixed SOT 23 5

www.ti.com

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

REG113

FEATURES

● CAP-FREE DMOS TOPOLOGY:

Ultra Low Dropout Voltage:

250mV typ at 400mA

Output Capacitor

not

Required for Stability

● UP TO 500mA PEAK, TYPICAL

● FAST TRANSIENT RESPONSE

●

VERY LOW NOISE:

Vrms

● HIGH ACCURACY: ±1.5% max

● HIGH EFFICIENCY:

GND

= 850

A at I

OUT

= 400mA

Not Enabled: I

GND

= 0.01µA

● 2.5V, 2.85V, 3.0V, 3.3V, AND 5.0V OUTPUT VERSIONS

● OTHER OUTPUT VOLTAGES AVAILABLE UPON

REQUEST

● FOLDBACK CURRENT LIMIT

● THERMAL PROTECTION

● SMALL SURFACE-MOUNT PACKAGES:

SOT23-5 and MSOP-8

APPLICATIONS

● PORTABLE COMMUNICATION DEVICES

● BATTERY-POWERED EQUIPMENT

● PERSONAL DIGITAL ASSISTANTS

● MODEMS

● BAR-CODE SCANNERS

● BACKUP POWER SUPPLIES

DESCRIPTION

The REG113 is a family of low-noise, low-dropout linear

regulators with low ground pin current. Its new DMOS topol-

ogy provides significant improvement over previous designs,

including low-dropout voltage (only 250mV typ at full load),

and better transient performance. In addition, no output

capacitor is required for stability, unlike conventional low-

dropout regulators that are difficult to compensate and re-

quire expensive low ESR capacitors greater than 1µF.

Typical ground pin current is only 850µA (at I

OUT

= 400mA)

and drops to 10nA when not enabled. Unlike regulators with

PNP pass devices, quiescent current remains relatively con-

stant over load variations and under dropout conditions.

The REG113 has very low output noise (typically 28µVrms

for V

OUT

= 3.3V with C

= 0.01µF), making it ideal for use

in portable communications equipment. Accuracy is main-

tained over temperature, line, and load variations. Key

parameters are tested over the specified temperature range

(–40°C to +85°C).

The REG113 is well protected—internal circuitry provides a

current limit which protects the load from damage, further-

more, thermal protection circuitry keeps the chip from being

damaged by excessive temperature. The REG113 is avail-

able in SOT23-5 and MSOP-8 packages.

SBVS031D – MARCH 2001 – REVISED SEPTEMBER 2005

REG113

Enable

GND

0.1µF

OUT

(1)

OUT

(2)

NOTES: (1) Optional. (2) NR = Noise Reduction.

DMOS

400mA Low-Dropout Regulator

All trademarks are the property of their respective owners.

Summary of content (21 pages)

PAGE 1
REG113 SBVS031D – MARCH 2001 – REVISED SEPTEMBER 2005 DMOS 400mA Low-Dropout Regulator FEATURES DESCRIPTION ● CAP-FREE DMOS TOPOLOGY: Ultra Low Dropout Voltage: 250mV typ at 400mA Output Capacitor not Required for Stability ● UP TO 500mA PEAK, TYPICAL ● FAST TRANSIENT RESPONSE ● VERY LOW NOISE: 28µVrms ● HIGH ACCURACY: ±1.5% max ● HIGH EFFICIENCY: IGND = 850µA at IOUT = 400mA Not Enabled: IGND = 0.01µA ● 2.5V, 2.85V, 3.0V, 3.3V, AND 5.
PAGE 2
ABSOLUTE MAXIMUM RATINGS(1) Supply Input Voltage, VIN ....................................................... –0.3V to 12V Enable Input Voltage, VEN ....................................................... –0.3V to VIN NR Pin Voltage, VNR ............................................................. –0.3V to 6.0V Output Short-Circuit Duration ...................................................... Indefinite Operating Temperature Range (TJ) ................................
PAGE 3
ELECTRICAL CHARACTERISTICS Boldface limits apply over the specified temperature range, TJ = –40°C to +85°C. At TJ = +25°C, VIN = VOUT + 1V, VENABLE = 1.8V, IOUT = 5mA, CNR = 0.01µF, and COUT = 0.1µF(1), unless otherwise noted. REG113NA REG113EA PARAMETER OUTPUT VOLTAGE Output Voltage Range REG113-2.5 REG113-2.85 REG113-3 REG113-3.
PAGE 4
TYPICAL CHARACTERISTICS For all models, at TJ = +25°C and VENABLE = 1.8V, unless otherwise noted. OUTPUT VOLTAGE CHANGE vs IOUT (Referred to IOUT = 200mA at +25°C) LOAD REGULATION vs TEMPERATURE (VIN = VOUT + 1V) 1.0 0 –55°C +25°C +125°C 0.6 –0.2 0.4 0.2 0 –0.2 –0.4 –0.3 –0.4 –0.5 –0.6 –0.6 –0.7 –0.8 –0.8 –1.0 0 50 100 150 200 250 300 350 IOUT = 40mA to 400mA IOUT = 5mA to 400mA –0.1 Ouput Change (%) Ouput Voltage Change (%) 0.8 –0.
PAGE 5
TYPICAL CHARACTERISTICS (Cont.) For all models, at TJ = +25°C and VENABLE = 1.8V, unless otherwise noted. OUTPUT VOLTAGE DRIFT HISTOGRAM OUTPUT VOLTAGE ACCURACY HISTOGRAM 30 18 25 Percentage of Units (%) Percentage of Units (%) 16 14 12 10 8 6 4 20 15 10 5 2 0 0 5 10 15 20 25 30 35 40 45 50 55 60 65 70 75 80 85 90 95 100 1.0 Error (%) VOUT Drift (ppm/°C) OUTPUT VOLTAGE vs TEMPERATURE (Referred to IOUT = 200mA at +25°C) GROUND PIN CURRENT, NOT ENABLED vs TEMPERATURE 0.
PAGE 6
TYPICAL CHARACTERISTICS (Cont.) For all models, at TJ = +25°C and VENABLE = 1.8V, unless otherwise noted. RIPPLE REJECTION vs FREQUENCY RIPPLE REJECTION vs (VIN – VOUT) 80 30 IOUT = 2mA 25 IOUT = 2mA COUT = 10µF 60 Ripple Rejection (dB) Ripple Rejection (dB) 70 IOUT = 100mA COUT = 10µF 50 IOUT = 100mA 40 30 20 COUT = 0µF 10 20 15 10 Frequency = 100kHz COUT = 10µF VOUT = 3.3V IOUT = 100mA 5 0 0 10 100 1k 10k 100k 1M 10M 1.0 0.9 0.8 0.7 Frequency (Hz) 0.6 REG113-5.
PAGE 7
TYPICAL CHARACTERISTICS (Cont.) For all models, at TJ = +25°C and VENABLE = 1.8V, unless otherwise noted. CURRENT LIMIT vs TEMPERATURE CURRENT LIMIT FOLDBACK 600 3.5 550 3.0 500 Output Current (mA) ICL 2.0 1.5 1.0 ISC 450 ICL (Current Limit) ISC (Short-Circuit Current) 400 350 300 250 200 0.5 150 100 –50 0 0 50 100 150 200 250 300 350 400 450 500 550 0 25 50 100 LOAD TRANSIENT RESPONSE LINE TRANSIENT RESPONSE REG113-3.3 VIN = 4.3V VOUT COUT = 10µF VOUT 125 REG113-3.
PAGE 8
TYPICAL CHARACTERISTICS (Cont.) For all models, at TJ = +25°C and VENABLE = 1.8V, unless otherwise noted. IENABLE vs VENABLE POWER-UP/POWER-DOWN 10µ VOUT = 3.0V RLOAD = 12Ω 500mV/div IENABLE (A) 1.0µ 100n T = +25°C T = +125°C 10n T = –55°C 1n 6 7 8 9 10 1s/div VENABLE (V) BASIC OPERATION The REG113 series of LDO (low dropout) linear regulators offers a wide selection of fixed output voltage versions and an adjustable output version.
PAGE 9
OUTPUT NOISE RMS NOISE VOLTAGE vs CNR A precision bandgap reference is used to generate the internal reference voltage, VREF. This reference is the dominant noise source within the REG113 and generates approximately 29µVrms in the 10Hz to 100kHz bandwidth at the reference output. The regulator control loop gains up the reference noise, so that the noise voltage of the regulator is approximately given by: V R1 + R2 = 29µVrms • OUT R2 VREF 100 Noise Voltage (Vrms) VN = 29µVrms 110 (1) REG113-5.
PAGE 10
For large step changes in load current, the REG113 requires a larger voltage drop across it to avoid degraded transient response. The boundary of this transient dropout region is shown as the top line in Figure 5. Values of VIN to VOUT voltage drop above this line insure normal transient response. In the transient dropout region between DC and Transient, transient response recovery time increases.
PAGE 11
Power dissipation depends on input voltage, load conditions, and duty cycle and is equal to the product of the average output current times the voltage across the output element (VIN to VOUT voltage drop): Thermal Resistance, θJA (°C/W) PD = (VIN – VOUT ) • IOUT THERMAL RESISTANCE vs PCB COPPER AREA 160 (3) Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.
PAGE 12
PACKAGE OPTION ADDENDUM www.ti.com 17-May-2014 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) REG113EA-2.5/250 ACTIVE VSSOP DGK 8 250 Green (RoHS & no Sb/Br) CU NIPDAUAG Level-2-260C-1 YEAR -40 to 85 R13G REG113EA-2.5/250G4 ACTIVE VSSOP DGK 8 250 Green (RoHS & no Sb/Br) CU NIPDAUAG Level-2-260C-1 YEAR -40 to 85 R13G REG113EA-2.
PAGE 13
PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 17-May-2014 Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) REG113NA-2.5/250G4 ACTIVE SOT-23 DBV 5 250 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 85 R13G REG113NA-2.5/3K ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 85 R13G REG113NA-2.
PAGE 14
PACKAGE OPTION ADDENDUM www.ti.com 17-May-2014 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production.
PAGE 15
PACKAGE MATERIALS INFORMATION www.ti.com 16-Aug-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant REG113EA-2.5/250 VSSOP DGK 8 250 180.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 REG113EA-2.5/2K5 VSSOP DGK 8 2500 330.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 REG113EA-3.3/250 VSSOP DGK 8 250 180.0 12.4 5.3 3.4 1.4 8.0 12.0 Q1 REG113EA-3.
PAGE 16
PACKAGE MATERIALS INFORMATION www.ti.com 16-Aug-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) REG113EA-2.5/250 VSSOP DGK 8 250 210.0 185.0 35.0 REG113EA-2.5/2K5 VSSOP DGK 8 2500 367.0 367.0 35.0 REG113EA-3.3/250 VSSOP DGK 8 250 210.0 185.0 35.0 REG113EA-3.3/2K5 VSSOP DGK 8 2500 367.0 367.0 35.0 REG113EA-3/250 VSSOP DGK 8 250 210.0 185.0 35.0 REG113EA-3/2K5 VSSOP DGK 8 2500 367.0 367.
PAGE 17
PAGE 18
PAGE 19
PAGE 20
PAGE 21
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.