Low Phase Noise Clock Evaluation Board User's Guide

www.ti.com
Schematics and Layout
Figure 10. CDCE421EVM Board Schematic
SCAU020 March 2007 10.9MHz–1175MHz Low Phase Noise Clock Evaluation Board 15
Submit Documentation Feedback