Low Phase Noise Clock Evaluation Board User's Guide

www.ti.com
Schematics and Layout
Figure 13. CDCE421EVM Board—Block C Schematic
18 10.9MHz–1175MHz Low Phase Noise Clock Evaluation Board SCAU020 March 2007
Submit Documentation Feedback