Low Phase Noise Clock Evaluation Board User's Guide

www.ti.com
Schematics and Layout
Figure 14. CDCE421EVM Board—Block D Schematic
SCAU020 March 2007 10.9MHz–1175MHz Low Phase Noise Clock Evaluation Board 19
Submit Documentation Feedback