Datasheet

1
FEATURES
PINOUT ASSIGNMENT
1 8
2 7
3 6
4 5
LVTTL
LVPECL
D0
D0
D1
D1
V
CC
Q0
Q1
GND
APPLICATIONS
DESCRIPTION
SN65LVELT23
www.ti.com
......................................................................................................................................................... SLLS929A JUNE 2009 REVISED AUGUST 2009
3.3-V Dual Differential LVPECL/LVDS Buffer to LVTTL Translator
Dual 3.3-V Differential LVPECL/LVDS to LVTTL
Buffer Translator
24-mA LVTTL Ouputs
Operating Range
PECL V
CC
= 3 V to 3.6 V With
GND = 0 V
Support for Clock Frequencies to >180 MHz
2-ns Typical Propagation Delay
Internal Input Pullup and Pulldown Resistors
Built-in Temperature Compensation
Drop-In Compatible to MC100LVELT23
Table 1. PIN DESCRIPTION
Data and Clock Transmission Over Backplane
PIN FUNCTION
Signaling Level Conversion for Clock or Data
D
0
, D
0
, D
1
, D
1
PECL inputs
Q
0
, Q
1
TTL outputs
V
CC
Positive supply
The SN65LVELT23 is a low-power dual
GND Ground
LVPECL/LVDS to LVTTL translator device. The
device includes circuitry to maintain inputs at V
CC
/2
when left open. The SN65LVELT23 is housed in an
industry-standard SOIC-8 package and is also
available in a TSSOP-8 option.
ORDERING INFORMATION
(1)
PART NUMBER PART MARKING PACKAGE LEAD FINISH
SN65LVELT23D LVEL23 SOIC NiPdAu
SN65LVELT23DGK SIMI MSOP NiPdAu
(1) Devices with lead (Pb)-bearing terminals not initially available; contact TI sales representative for further information.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2009, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.

Summary of content (14 pages)