Datasheet

SN54ABT240, SN74ABT240A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCBS098I – JANUARY 1991 – REVISED JUNE 2002
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Typical V
OLP
(Output Ground Bounce)
<1 V at V
CC
= 5 V, T
A
= 25°C
High-Drive Outputs (–32-mA I
OH
, 64-mA I
OL
)
I
off
Supports Partial-Power-Down Mode
Operation
Latch-Up Performance Exceeds 500 mA Per
JEDEC Standard JESD-17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
description
These octal buffers and line drivers are designed
specifically to improve both the performance and
density of 3-state memory address drivers, clock
drivers, and bus-oriented receivers and
transmitters. Together with the SN54ABT241,
SN74ABT241A, SN54ABT244, and
SN74ABT244A, these devices provide the choice
of selected combinations of inverting and
noninverting outputs, symmetrical active-low
output-enable (OE
) inputs, and complementary
OE and OE
inputs.
The SN54ABT240 and SN74ABT240A are
organized as two 4-bit buffers/line drivers with
separate OE
inputs. When OE is low, the devices
pass inverted data from the A inputs to the Y
outputs. When OE
is high, the outputs are in the
high-impedance state.
ORDERING INFORMATION
T
A
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP – N Tube SN74ABT240AN SN74ABT240AN
SOIC DW
Tube SN74ABT240ADW
ABT240A
40
°
Cto85
°
C
SOIC
DW
Tape and reel SN74ABT240ADWR
ABT240A
40°C
to
85°C
SOP – NS Tape and reel SN74ABT240ANSR ABT240A
SSOP – DB Tape and reel SN74ABT240ADBR AB240A
TSSOP – PW Tape and reel SN74ABT240APWR AB240A
CDIP – J Tube SNJ54ABT240J SNJ54ABT240J
–55°C to 125°C
CFP – W Tube SNJ54ABT240W SNJ54ABT240W
LCCC – FK Tube SNJ54ABT240FK SNJ54ABT240FK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Copyright 2002, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
1OE
1A1
2Y4
1A2
2Y3
1A3
2Y2
1A4
2Y1
GND
V
CC
2OE
1Y1
2A4
1Y2
2A3
1Y3
2A2
1Y4
2A1
SN54ABT240 ...J OR W PACKAGE
SN74ABT240A . . . DB, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
3212019
910111213
4
5
6
7
8
18
17
16
15
14
1Y1
2A4
1Y2
2A3
1Y3
1A2
2Y3
1A3
2Y2
1A4
SN54ABT240 . . . FK PACKAGE
(TOP VIEW)
2Y4
1A1
1OE
1Y4
2A2 2OE
2Y1
GND
2A1
V
CC
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.

Summary of content (20 pages)