Datasheet

SN74ABTE16246
11-BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVER
WITH 3-STATE AND OPEN-COLLECTOR OUTPUTS
SCBS227J – JULY 1993 – REVISED AUGUST 2003
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Member of the Texas Instruments
Widebus Family
Supports the VME64 ETL Specification
Reduced TTL-Compatible Input Threshold
Range
High-Drive Outputs (I
OH
= –60 mA,
I
OL
= 90 mA) Support Equivalent 25-
Incident-Wave Switching
V
CC
BIAS Pin Minimizes Signal Distortion
During Live Insertion
Internal Pullup Resistor on OE Keeps
Outputs in High-Impedance State During
Power Up or Power Down
Distributed V
CC
and GND Pins Minimize
High-Speed Switching Noise
Equivalent 25-Series Damping Resistor
on B Port
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
description/ordering information
The SN74ABTE16246 is an 11-bit noninverting
transceiver designed for asynchronous two-way
communication between buses. This device has
open-collector and 3-state outputs. The device
allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level
at the direction-control (DIR) input. The output-enable (OE
) input can be used to disable the device so that the
buses are effectively isolated. When OE
is low, the device is active.
The B port has an equivalent 25- series output resistor to reduce ringing. Active bus-hold inputs on the B port
hold unused or floating inputs at a valid logic level.
The A port provides for the precharging of the outputs via V
CC
BIAS, which establishes a voltage between 1.3 V
and 1.7 V when V
CC
is not connected.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors
with the bus-hold circuitry is not recommended.
ORDERING INFORMATION
T
A
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
–40 C to 85 C
SSOP – DL
Tube SN74ABTE16246DL
ABTE16246
–40
°
C to 85
°
C
SSOP – DL
Tape and reel SN74ABTE16246DLR
ABTE16246
TSSOP – DGG Tape and reel SN74ABTE16246DGGR ABTE16246
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Copyright 2003, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications o
f
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments.
DGG OR DL PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
11OE
11DIR
11B
GND
10B
9B
V
CC
8BI
8BO
GND
7BO
6BI
6BO
5BO
GND
4BO
4BI
V
CC
3BO
2BI
GND
2BO
1BO
1BI
V
CC
BIAS
11A
10DIR
GND
10A
9A
V
CC
9DIR
8A
GND
7A
7BI
6A
5A
GND
5BI
4A
V
CC
3A
3BI
GND
2A
1A
OE

Summary of content (12 pages)