Datasheet

SN54AHC574, SN74AHC574
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS244I – OCTOBER 1995 – REVISED JULY 2003
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Operating Range 2-V to 5.5-V V
CC
3-State Outputs Drive Bus Lines Directly
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
SN54AHC574 ...J OR W PACKAGE
SN74AHC574 . . . DB, DGV, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
SN54AHC574 . . . FK PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
OE
1D
2D
3D
4D
5D
6D
7D
8D
GND
V
CC
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
CLK
3212019
910111213
4
5
6
7
8
18
17
16
15
14
2Q
3Q
4Q
5Q
6Q
3D
4D
5D
6D
7D
2D
1D
OE
8Q
7Q 1Q
8D
GND
CLK
V
CC
description/ordering information
The ’AHC574 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed
specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly
suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.
A buffered output-enable (OE) input places the eight outputs in either a normal logic state (high or low) or the
high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
The high-impedance state and the increased drive provide the capability to drive bus lines without interface or
pullup components.
ORDERING INFORMATION
T
A
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP – N Tube SN74AHC574N SN74AHC574N
SOIC – DW
Tube SN74AHC574DW
AHC574
SOIC
DW
Tape and reel SN74AHC574DWR
AHC574
–40
°
Cto85
°
C
SOP – NS Tape and reel SN74AHC574NSR AHC574
40°C
to
85°C
SSOP – DB Tape and reel SN74AHC574DBR HA574
TSSOP PW
Tube SN74AHC574PW
HA574
TSSOP
PW
Tape and reel SN74AHC574PWR
HA574
TVSOP – DGV Tape and reel SN74AHC574DGVR HA574
CDIP – J Tube SNJ54AHC574J SNJ54AHC574J
–55°C to 125°C
CFP – W Tube SNJ54AHC574W SNJ54AHC574W
LCCC – FK Tube SNJ54AHC574FK SNJ54AHC574FK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Copyright 2003, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.

Summary of content (23 pages)