Datasheet

ManualsBrandsTEXAS INSTRUMENTS ManualsLogic ICsLogic IC - Receiver, transceiver SOIC 20

SN74ALS620A, SN74ALS621A, SN74ALS623A, SN74AS623

OCTAL BUS TRANSCEIVERS

SDAS226A – DECEMBER 1982 – REVISED JANUARY 1995

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

• Local Bus-Latch Capability

• Choice of True or Inverting Logic

• Package Options Include Plastic

Small-Outline (DW) Packages and Standard

Plastic (N) 300-mil DIPs

DEVICE OUTPUT

LOGIC

SN74ALS620A 3 state Inverting

SN74ALS621A Open collector True

SN74ALS623A, SN74AS623 3 state True

description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The

control-function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending

upon the logic levels at the output-enable (OEAB and OEBA

) inputs.

The output-enable inputs disable the device so that the buses are effectively isolated. The dual-enable

configuration gives the transceivers the capability to store data by simultaneously enabling OEAB and OEBA

Each output reinforces its input in this transceiver configuration. When both OEAB and OEBA

are enabled and

all other data sources to the two sets of bus lines are in the high-impedance state, both sets of bus lines (16 total)

remain at their last states. The 8-bit codes appearing on the two sets of buses are identical for the

SN74ALS621A, SN74ALS623A, and SN74AS623 or complementary for the SN74ALS620A.

The -1 versions of the SN74ALS620A and SN74ALS621A are identical to the standard versions, except that

the recommended maximum I

is increased to 48 mA in the -1 versions.

The SN74ALS620A, SN74ALS621A, SN74ALS623A, and SN74AS623 are characterized for operation from

0°C to 70°C.

FUNCTION TABLE

INPUTS

OPERATION

OEBA

OEAB SN74ALS620A

SN74ALS621A

SN74ALS623A

SN74AS623

L L B data to A bus B data to A bus

H HA data to B bus A data to B bus

H L Isolation Isolation

L H

B data to A bus,

data to B bus

B data to A bus,

A data to B bus

OEAB

GND

OEBA

DW OR N PACKAGE

(TOP VIEW)

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Summary of content (19 pages)

PAGE 1
SN74ALS620A, SN74ALS621A, SN74ALS623A, SN74AS623 OCTAL BUS TRANSCEIVERS SDAS226A – DECEMBER 1982 – REVISED JANUARY 1995 • • • DW OR N PACKAGE (TOP VIEW) Local Bus-Latch Capability Choice of True or Inverting Logic Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs DEVICE OUTPUT LOGIC SN74ALS620A 3 state Inverting SN74ALS621A Open collector True SN74ALS623A, SN74AS623 3 state OEAB A1 A2 A3 A4 A5 A6 A7 A8 GND True description 1 20 2 19 3 18
PAGE 2
SN74ALS620A, SN74ALS621A, SN74ALS623A, SN74AS623 OCTAL BUS TRANSCEIVERS SDAS226A – DECEMBER 1982 – REVISED JANUARY 1995 logic symbols† SN74ALS620A 19 OEBA EN1 1 OEAB EN2 2 A1 2 3 A2 A3 A4 A5 A6 A7 A8 18 1 17 4 16 5 15 6 14 7 13 8 12 9 11 19 OEAB A1 A2 A3 A4 A5 A6 A7 A8 1 2 3 19 EN1 OEBA EN2 OEAB 18 1 2 17 4 16 5 15 6 14 7 13 8 12 9 11 B1 B2 A1 A2 B3 A3 B4 A4 B5 B6 B7 B8 A5 A6 A7 A8 1 2 3 B3 B4 B5 B6 B7 B8 POST OFFICE BOX 655303 EN1 EN
PAGE 3
SN74ALS620A, SN74ALS621A, SN74ALS623A, SN74AS623 OCTAL BUS TRANSCEIVERS SDAS226A – DECEMBER 1982 – REVISED JANUARY 1995 logic diagrams (positive logic) SN74ALS620A OEBA OEAB SN74ALS621A 19 OEBA 1 OEAB 19 1 18 A1 18 2 B1 A1 2 To Seven Other Transceivers B1 To Seven Other Transceivers SN74ALS623A, SN74AS623 OEBA OEAB A1 19 1 2 18 B1 To Seven Other Transceivers absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage, VCC . . . . . . .
PAGE 4
SN74ALS620A, SN74ALS621A, SN74ALS623A, SN74AS623 OCTAL BUS TRANSCEIVERS SDAS226A – DECEMBER 1982 – REVISED JANUARY 1995 recommended operating conditions SN74ALS620A SN74ALS623A VCC VIH Supply voltage VIL IOH Low-level input voltage IOL TA High-level input voltage UNIT MIN NOM MAX 4.5 5 5.5 2 V V 0.
PAGE 5
SN74ALS620A, SN74ALS621A, SN74ALS623A, SN74AS623 OCTAL BUS TRANSCEIVERS SDAS226A – DECEMBER 1982 – REVISED JANUARY 1995 switching characteristics (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.
PAGE 6
SN74ALS620A, SN74ALS621A, SN74ALS623A, SN74AS623 OCTAL BUS TRANSCEIVERS SDAS226A – DECEMBER 1982 – REVISED JANUARY 1995 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER SN74ALS621A TYP† MAX TEST CONDITIONS MIN VIK IOH VCC = 4.5 V, VCC = 4.5 V, II = – 18 mA VOH = 5.5 V VOL 5V VCC = 4 4.5 IOL = 24 mA IOL = 48 mA‡ VCC = 5 5.5 5V VI = 7 V VI = 5.5 V II Control inputs A or B ports IIH Control inputs A or B ports§ VCC = 5 5.
PAGE 7
SN74ALS620A, SN74ALS621A, SN74ALS623A, SN74AS623 OCTAL BUS TRANSCEIVERS SDAS226A – DECEMBER 1982 – REVISED JANUARY 1995 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Input voltage, VI: All inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PAGE 8
SN74ALS620A, SN74ALS621A, SN74ALS623A, SN74AS623 OCTAL BUS TRANSCEIVERS SDAS226A – DECEMBER 1982 – REVISED JANUARY 1995 switching characteristics (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pF, R1 = 500 Ω, R2 = 500 Ω, TA = MIN to MAX† UNIT SN74AS623 tPLH tPHL A B tPLH tPHL B A tPZH tPZL OEBA A tPHZ tPLZ OEBA A tPZH tPZL OEAB B tPHZ tPLZ OEAB B MIN MAX 1 9 1 8 1 9 1 8.5 2 11 2 10 1 7.5 1 11.5 2 11.
PAGE 9
SN74ALS620A, SN74ALS621A, SN74ALS623A, SN74AS623 OCTAL BUS TRANSCEIVERS SDAS226A – DECEMBER 1982 – REVISED JANUARY 1995 PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES 7V RL = R1 = R2 VCC S1 RL R1 Test Point From Output Under Test CL (see Note A) From Output Under Test RL Test Point From Output Under Test CL (see Note A) CL (see Note A) LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS 3.
PAGE 10
PACKAGE OPTION ADDENDUM www.ti.
PAGE 11
PACKAGE OPTION ADDENDUM www.ti.
PAGE 12
PACKAGE OPTION ADDENDUM www.ti.com 31-Oct-2013 (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line.
PAGE 13
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimensions are nominal Device SN74ALS623ANSR Package Package Pins Type Drawing SO NS 20 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2000 330.0 24.4 Pack Materials-Page 1 8.2 B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant 13.0 2.5 12.0 24.
PAGE 14
PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74ALS623ANSR SO NS 20 2000 367.0 367.0 45.
PAGE 15
PAGE 16
PAGE 17
PAGE 18
PAGE 19
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.